EP1843316A2 - Dispositif d'affichage et procédé de commande correspondant - Google Patents

Dispositif d'affichage et procédé de commande correspondant Download PDF

Info

Publication number
EP1843316A2
EP1843316A2 EP07006618A EP07006618A EP1843316A2 EP 1843316 A2 EP1843316 A2 EP 1843316A2 EP 07006618 A EP07006618 A EP 07006618A EP 07006618 A EP07006618 A EP 07006618A EP 1843316 A2 EP1843316 A2 EP 1843316A2
Authority
EP
European Patent Office
Prior art keywords
reverse bias
pixel row
bias voltage
display device
row group
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP07006618A
Other languages
German (de)
English (en)
Other versions
EP1843316A3 (fr
EP1843316B1 (fr
Inventor
Parikh Kunjal
Kyuha Chung
Nam-Deog Kim
Boehm-Rock Choi
Joon-Chul Goh
Joon-Hoo Choi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Display Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of EP1843316A2 publication Critical patent/EP1843316A2/fr
Publication of EP1843316A3 publication Critical patent/EP1843316A3/fr
Application granted granted Critical
Publication of EP1843316B1 publication Critical patent/EP1843316B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3266—Details of drivers for scan electrodes
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B33/00—Electroluminescent light sources
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0421—Structural details of the set of electrodes
    • G09G2300/043—Compensation electrodes or other additional electrodes in matrix displays related to distortions or compensation signals, e.g. for modifying TFT threshold voltage in column driver
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0819—Several active elements per pixel in active matrix panels used for counteracting undesired variations, e.g. feedback or autozeroing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243—Details of the generation of driving signals
    • G09G2310/0254—Control of polarity reversal in general, other than for liquid crystal displays
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0283—Arrangement of drivers for different directions of scanning
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0261—Improving the quality of display appearance in the context of movement of objects on the screen or movement of the observer relative to the screen
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/04—Maintaining the quality of display appearance
    • G09G2320/043—Preventing or counteracting the effects of ageing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/04—Maintaining the quality of display appearance
    • G09G2320/043—Preventing or counteracting the effects of ageing
    • G09G2320/048—Preventing or counteracting the effects of ageing using evaluation of the usage time

Definitions

  • the present invention relates to a display device and a driving method thereof. More particularly, the present invention relates to an organic light emitting diode (OLED) display and a driving method thereof.
  • OLED organic light emitting diode
  • CTR cathode ray tubes
  • Such flat display panel display devices include a liquid crystal display (LCD), a field emission display (FED), an organic light emitting diode (OLED) display, a plasma display panel (PDP), etc.
  • LCD liquid crystal display
  • FED field emission display
  • OLED organic light emitting diode
  • PDP plasma display panel
  • an active matrix type of flat panel display device includes a large number of pixels arranged in a matrix, and controls light intensity for each pixel in accordance with given luminance information to display images.
  • the OLED display device displays images by electrical excitation and emission of self-emitting organic phosphors. Relative to other flat panel displays, the OLED display exhibits low power consumption, wide viewing angles, and high pixel response speeds, thus making it easier to display high quality motion pictures.
  • the OLED display includes an organic light emitting diode (OLED) and a thin film transistor (TFT) for driving the OLED.
  • the TFT is classified according to the type of active layer, for example, into a polycrystalline silicon (polysilicon) TFT or an amorphous silicon (a-Si) TFT.
  • polysilicon polycrystalline silicon
  • a-Si amorphous silicon
  • the threshold voltage of the a-Si TFT tends to shift as a DC voltage of both polarities continues to be applied to the a-Si TFT control terminal. This threshold voltage shift leads to a non-uniform current flowing in the OLED even if the same control voltage is applied to the TFT, resulting in degradation of picture quality in, and a shortened life span, of the OLED display.
  • a display device that employs a simplified pixel circuit, minimizes the construction of the corresponding driving apparatus, and prevents a shift of the threshold voltage of an a-Si TFT, thereby preventing degradation of picture quality.
  • embodiments of the present invention provide a display device including a light emitting element and a driving transistor for supplying driving current to the light emitting element, in which one of a data voltage or a reverse bias voltage is applied to the driving transistor in an alternating manner, and in which the reverse bias voltage is an AC voltage.
  • Embodiments of the display device can include a first switching transistor, connected to the driving transistor and configured to transmit the data voltage in response to a scanning signal, and a second switching transistor connected to the driving transistor and configured to transmit the AC reverse bias voltage in response to a switching signal.
  • the frequency of the reverse bias voltage may range between about 10 Hz to about 10,000 Hz.
  • the duty ratio of the reverse bias voltage may range between about 10% to about 90%.
  • the average of the maximum value and the minimum value of the reverse bias voltage may be less than about 0V.
  • the minimum value of the reverse bias voltage may be less than about 0V.
  • the maximum value of the reverse bias voltage may be equal to about 0V, or may be greater than about 0V.
  • the first switching transistor and the second switching transistor may be turned-on alternatingly, that is, in an alternating manner.
  • the turn-on time of the first switching transistor may be longer than the turn-on time of the second switching transistor.
  • the ratio of the turn-on time of the first switching transistor to the turn-on time of the second switching transistor may range between about 4:1 to about 16:1.
  • the application time of the reverse bias voltage may be about 1/8 of the turnon time of the display device.
  • Exemplary embodiments of the display device may further include a capacitor for charging a voltage corresponding to the data signal.
  • the data voltage may be applied to the driving transistor when the display device is in a turned-on state, and the reverse bias voltage may be applied to the driving transistor when the display device is in a turned-off state.
  • the display device may further include a clock timer for measuring the turn on time of the display device.
  • a display device which includes: a first pixel row group; a first pixel row group switching transistor; a first pixel row group driving transistor connected to the first pixel row group switching transistor; a second pixel row group; a second pixel row group switching transistor; and a second pixel row group driving transistor connected to the second pixel row group switching transistor.
  • Each of the first and the second pixel row groups include at least one pixel row, formed of a plurality of pixels.
  • Each pixel includes a light emitting element connected to the respective one of the first pixel row group driving transistor or the second pixel row group driving transistor; a first gate driver connected to the first pixel row group switching transistor and configured to transmit a first scanning signal; and a second gate driver connected to the second pixel row group switching transistor and configured to transmit a second scanning signal.
  • a data voltage is applied to the first pixel row group driving transistor
  • an AC reverse bias voltage is applied to the second pixel row group driving transistor.
  • the direction of applying the first scanning signal to the first pixel row group may be opposite to the direction of applying the second scanning signal to the second pixel row group.
  • the AC reverse bias voltage may be applied after the data voltage is applied to the first pixel row group driving transistor, and the data voltage may be applied after the alternating current reverse bias voltage is applied to the second pixel row group driving transistor,.
  • One frame is divided into a first interval having a first display interval and a first blanking interval, and a second interval having a second display interval and a second blanking interval.
  • first display interval the data voltage is applied to the first pixel row group driving transistor, and during the first blanking interval, the AC reverse bias voltage is applied to the second pixel row group driving transistor.
  • second display interval the data voltage is applied to the second pixel row group driving transistor, and during the second blanking interval, the AC reverse bias voltage is applied to the first pixel row group driving transistor.
  • a method of driving a display device the display device having a light emitting element and a driving transistor supplying current to the light emitting element
  • which method of driving the display device includes applying a data voltage to the driving transistor and applying a reverse bias voltage to the driving transistor, in which the reverse bias voltage is an AC voltage, i.e., an AC reverse bias voltage.
  • the reverse bias voltage is an AC voltage, i.e., an AC reverse bias voltage.
  • a method of driving a display device including a first pixel row group, a first pixel row group switching transistor, a first pixel row group driving transistor connected to the first pixel row group switching transistor, a second pixel row group; a second pixel row group switching transistor; and a second pixel row group driving transistor connected to the second pixel row group switching transistor; in which each of the first and the second pixel row groups include at least one pixel row, formed of a plurality of pixels, and in which each pixel includes a light emitting element connected to the respective one of the first pixel row group driving transistor or the second pixel row group driving transistor, a first gate driver connected to the first pixel row group switching transistor and configured to transmit a first scanning signal, and a second gate driver connected to the second pixel row group switching transistor and configured to transmit a second scanning signal, the method of driving the display device including: applying a data voltage to the first pixel row group; applying an AC reverse bias voltage to the second pixel row group
  • FIG. 1 is a block diagram of an OLED display in accordance with one exemplary embodiment of the present invention
  • FIG. 2 is an equivalent circuit diagram of one pixel of an OLED display in accordance with FIG.1;
  • FIG. 3 is a cross-sectional view showing one example of a cross section of a driving transistor and of an OLED of the one pixel of the OLED display as shown in FIG. 2;
  • FIG. 4 is a schematic view of an OLED of an OLED display in accordance with an exemplary embodiment of the present invention.
  • FIG. 5 is a waveform diagram illustrating a voltage applied to a driving transistor of an OLED display in accordance with one exemplary embodiment of the present invention
  • FIG. 6 is a waveform diagram illustrating a voltage applied to a driving transistor of an OLED display in accordance with another exemplary embodiment of the present invention.
  • FIG. 7 is a graph illustrating a change in the threshold voltage of an OLED display with the passage of time in accordance with the teachings of the present invention.
  • FIG. 8 is a graph illustrating a change in the threshold voltage of an OLED display with the passage of time along with a comparison group in accordance with the prior art
  • FIG. 9 is a block diagram illustrating an OLED display in accordance with another exemplary embodiment of the present invention.
  • FIG. 10 is a waveform diagram illustrating a driving signal of an OLED display in accordance with another exemplary embodiment of the present invention.
  • FIG. 11 is a block diagram of an OLED display in accordance with another exemplary embodiment of the present invention.
  • FIG. 12 is a waveform diagram illustrating a voltage applied to a driving transistor of an OLED display in accordance with another exemplary embodiment of the present invention.
  • FIG. 1 is a block diagram of an OLED display in accordance with one exemplary embodiment of the present invention
  • FIG. 2 is an equivalent circuit diagram of one pixel of an OLED display in accordance with FIG. 1.
  • the OLED display includes a display panel 300; a scanning driver 400; a data driver 500 connected to the display panel 300; a switching driver 700; a reverse bias voltage generator 800; and a signal controller 600 for controlling the scanning driver 400, the data driver 500, the switching controller 700, and the reverse bias voltage generator 800.
  • the display panel 300 includes a plurality of display signal lines G 1 -G n and D 1 -D m ; a plurality of driving voltage lines (not shown); and a plurality of pixels PX arranged substantially in a matrix structure, and connected to the display signal lines G 1 -G n and D 1 -D m , and the driving voltage lines.
  • the display signal lines G 1 -G n and D 1 -D m include a plurality of scanning signal lines G 1 -G n that transmit scanning signals and a plurality of data lines D 1 -D m that transmit data signals.
  • the scanning signal lines G 1 -G n extend substantially in a row direction and are separate from, and substantially parallel to, each other.
  • the data lines D 1 -D m extend substantially in a column direction and are separate from, and substantially parallel to, each other.
  • the driving voltage lines transmit a driving voltage Vdd to each pixel.
  • each pixel for example, pixel PX, is connected to the scanning signal line Gi and the data line data line Dj, and includes an OLED LD, a driving transistor Qd, a capacitor Cst, a first switching transistor Qs1, and a second switching transistor Qs2.
  • the driving transistor Qd has three terminals: a control terminal connected to the switching transistors Qs and the capacitor Cst; an input terminal connected to the driving voltage line Ld applied with the driving voltage Vdd; and an output terminal connected to the OLED LD.
  • the first switching transistor Qs1 also is a triple terminal element having a control terminal connected to the scanning signal line Gi ; an input terminal connected to the data line D j , respectively; and an output terminal connected to the capacitor Cst and the driving transistor Qd.
  • the second switching transistor Qs2 also has three terminals: a control terminal connected to a switching control line Ck; an input terminal connected to a reverse bias voltage line Lg, to which is applied a reverse bias voltage Vneg; and an output terminal connected to the control terminal of the driving transistor Qd.
  • the capacitor Cst is connected between the switching transistor Qs and the driving voltage Vdd, is charged with a data voltage from the first switching transistor Qs1, and maintains the data voltage for a predetermined time.
  • the anode of the OLED LD is connected to the driving transistor Qd, with the cathode being connected to a common voltage Vss.
  • the OLED LD emits light at an intensity that corresponds to the magnitude of a current I LD supplied by the driving transistor Qd
  • the magnitude of the current I LD corresponds to the magnitude of a voltage Vgs between the control terminal and output terminal of the driving transistor Qd.
  • each of the switching transistor Qs and the driving transistors Qd is an n-channel field effect transistor (FET), which may be made of, for example, a-Si or polysilicon.
  • FET field effect transistor
  • transistors Qs and Qs may be complementary p-channel FETs, in which case, the operation, voltage, and current of the p-channel FET is opposite to those of the n-channel FET.
  • FIG. 3 is a cross-sectional view showing one example of a cross section of a driving transistor and of an OLED of the one pixel of the OLED display as shown in FIG. 2, and
  • FIG. 4 is a schematic view of an OLED of an OLED display in accordance with one exemplary embodiment of the present invention.
  • a control terminal electrode 124 is formed on an insulating substrate 110 of a conductive material, including without limitation, aluminum (Al)-based metals, such as Al and Al alloys; silver (Ag)-based metals such as Ag and Ag alloys; copper (Cu)-based metals such as Cu and Cu alloys; molybdenum (Mo)-based metals such as Mo and Mo alloys; and metals such as chromium (Cr), titanium (Ti), and tantalum (Ta).
  • Al aluminum
  • Al silver
  • Ag silver
  • Cu copper
  • Mo molybdenum
  • Mo molybdenum
  • Cr chromium
  • Ti titanium
  • the control terminal electrode 124 may be formed as a single conductive layer. However, the control terminal electrode 124 also may be formed as a multi-layered structure, that includes at least two conductive layers (not shown), each having different physical properties. For example, to reduce signal delay or voltage drop, one conductive layers may be made of a low resistivity metal having, including without limitation, an Al-based metal, a Ag-based metal, or a Cu-based metal.
  • the other conductive layer may be made of a material that exhibits excellent physical, chemical, and electrical characteristics for making contact with other materials, including ITO (indium tin oxide) or IZO (indium zinc oxide), with exemplary conductive layer materials including, for example, a Mo-based metal, or a metal such as Cr, Ti, or Ta.
  • Suitable exemplary multi-layered structures can include a structure having a Cr lower layer and an upper layer of Al or Al alloy; and a structure having a lower layer of Al or Al alloy, and an upper layer of Mo or Mo alloy.
  • the control terminal electrode 124 is inclined relative to a surface of the substrate 110, with the inclination angle being in a range of between about 30 to about 80°.
  • An insulating layer 140 made of silicon nitride (SiNx) is formed on the control terminal electrode 124.
  • a semiconductor 154 made of hydrogenated a-Si or polysilicon is formed on the insulating layer 140.
  • a pair of ohmic contacts 163 and 165 is formed on the semiconductor 154, and may be made of silicide, or n+ hydrogenated a-Si heavily doped with an n-type impurity.
  • the lateral sides of the semiconductor 154 and the ohmic contacts 163 and 165 are inclined with repect to the surface of the substrate, with the respective inclination angles being in a range of between about 30 ° to about 80°.
  • An input terminal electrode 173 is formed on the ohmic contact 163 and the insulating layer 140.
  • an output terminal electrode 175 is formed on the ohmic contact 165 and the insulating layer 140.
  • the input terminal electrode 173 and the output terminal electrode 175 are made of Cr-based and Mo-based metals, or refractory metals such as Ta and Ti; and may have a multilayered-structure including a refractory metal lower layer (not shown) upon which is disposed an upper layer of a low resistivity material.
  • An exemplary two-layered structure includes a lower layer formed of Cr, a Cr alloy, Mo, or a Mo alloy; with an upper layer formed of Mo, Mo alloy, Al, or Al alloy.
  • An exemplary three-layered structure includes upper and lower layers, each formed of Mo or Mo alloy, with an intermediate layer formed of Al or Al alloy.
  • the lateral sides of the input terminal electrode 173 and the output terminal electrode 175 are inclined, with the respective inclination angles being in a range of between about 30 ° to about 80°.
  • the input terminal electrode 173 and the output terminal electrode 175 are disposed to be separate from each other, on either side of the control terminal electrode 124.
  • a channel is formed on the semiconductor 154 between the input terminal electrode 173 and the output terminal electrode 175.
  • the ohmic contact 163 is interposed between the underlying semiconductor 154 and the overlying input terminal electrode 173, with the ohmic contact 165 likewise being interposed between the semiconductor 154 and the output terminal electrode 175.
  • An exposed portion of semiconductor 154 is not covered by the input terminal electrode 173 or by the output terminal electrode 175.
  • a passivation layer 180 is formed on the input terminal electrode 173, the output terminal electrode 175, the exposed portion of the semiconductor 154, and the insulating layer 140.
  • the passivation layer 180 may be made of an inorganic insulating material, such as silicon nitride (SiNx) or silicon oxide (SiOx), of an organic insulating material, or of a low dielectric insulating material. Desirably, the dielectric constant of the low dielectric organic material is below about 4.0, with exemplary materials including without limitation, a-Si:C:O or a-Si:O:F, formed by plasma enhanced chemical vapor deposition (PECVD).
  • PECVD plasma enhanced chemical vapor deposition
  • the passivation layer 180 may be a photosensitive organic insulating material.
  • the surface of the passivation layer 180 may be flat.
  • the passivation layer 180 may be formed as a dual-layered structure that includes an inorganic lower layer and an organic upper layer, with the latter layer protecting the exposed portion of the semiconductor 154.
  • the passivation layer 180 has a contact hole 185 exposing the output terminal electrode 175.
  • a pixel electrode 191 is formed on the passivation layer 180.
  • the pixel electrode 191 is physically and electrically connected to the output terminal electrode 175 through the contact hole 185.
  • the pixel electrode 191 may be made of a transparent conductive material such as IZO or ITO, or of a reflective metal such as an Al alloy or a Ag alloy.
  • a partition 361 is formed on the passivation layer 180 to surround the pixel electrodes 191 like a bank to define openings.
  • the partition 361 may be made of an organic insulating material, or of an inorganic insulating material.
  • an organic light emitting member 370 is formed on the pixel electrodes 191 and disposed in the openings defined by the partition 361.
  • the organic light emitting member 370 can have a multi-layered structure that includes a light emission layer EML and, optionally, supplementary layers, which improve the luminous efficiency of the light emission layer EML.
  • the supplementary layers include an electron transport layer ETL and a hole transport layer HTL, which maintain a balance between electrons and holes, and an electron injecting layer EIL and a hole injecting layer HIL, which enhancing the injection of electrons and holes.
  • a common electrode 270 is formed on the partition 361 and the organic light emitting member 370, using a reflective metal or a transparent conductive material.
  • exemplary reflective metals include without limitation, Calcium (Ca), Barium (Ba), Al, or Ag; and exemplary transparent conductive materials include such as ITO or IZO.
  • the common electrode is supplied with a common voltage Vss.
  • a transparent common electrode 270 and an opaque pixel electrode 191 are suitable for use with a top emission type of OLED display, which displays an image upward of the display panel 300.
  • a transparent pixel electrode 191 and an opaque common electrode 270 are suitable for use with a bottom emission type of OLED display, which displays an image downward of the display panel 300.
  • the pixel electrode 191, the organic light emitting member 370, and the common electrode 270 form the organic light emitting diode LD, with the pixel electrode 191 serving as an anode and the common electrode 270 serving as a cathode.
  • the pixel electrode 191 can serve as a cathode and the common electrode 270 can serve as an anode.
  • the primary color produced by the OLED LD corresponds to the material used to form the organic light emitting member 370.
  • the primary colors include red, green, and blue, with another desired color being displayed by the spatial summation of the three primary colors.
  • the scanning driver 400 is connected to the scanning signal lines G 1 -G n , and applies a signal line comprised of a combination of a high voltage Von for turning on the first switching transistor Qs1, and a low voltage Voff for turning off the same to the scanning signal lines G 1 -G n .
  • the data driver 500 is connected to, and applies a data voltage to, the data lines D 1 -D m .
  • the switching driver 700 is connected to, and applies a switching signal to, a switch control line Ck.
  • the switching signal can be a high voltage Vson for turning on the second switching transistor Qs2, as well as a low voltage Vsoff for turning off the same to the switch control line Ck.
  • the reverse bias voltage generator 700 is connected to a reverse bias voltage line Lg, and applies a reverse bias voltage Vneg to each pixel.
  • the signal controller 600 controls operations of the scanning driver 400, the data driver 500, the switching controller 700, and the reverse bias voltage generator 800.
  • the signal controller 600 is supplied with input image signals R, G, and B, and with input control signals controlling the display of the input image, including a vertical synchronization signal Vsync, a horizontal synchronization signal Hsync, a main clock MCLK, and a data enable signal DE from an external graphics controller (not shown).
  • the signal controller 600 processes the image signals R, G, and B, to render them suitable for the operation of the display panel 300, and generates scanning control signals CONT1, data control signals CONT2, switching control signals CONT3, and reverse bias control signals CONT4.
  • the signal controller 600 transmits the scanning control signals CONT1 to the scanning driver 400, the data control signals CONT2 and the processed image signals DAT to the data driver 500, the switching control signals CONT3 to the switching controller 700, and the reverse bias control signals CONT4 to the reverse bias voltage generator 800.
  • the scanning control signals CONT1 include a vertical synchronization start signal STV that initiates the scanning of the high voltage Von, and at least one clock signal that controls the output of the high voltage Von. Additionally, the scanning control signals CONT1 may include an output enable signal for defining the duration of the high voltage Von.
  • the data control signals CONT2 include a horizontal synchronization start signal STH, indicating a start of data transmission for a row of pixels; a load signal LOAD, causing the corresponding data voltage to be applied to the data lines D 1 -D m ; and a data clock signal HCLK.
  • the switching control signals CONT3 include a vertical synchronization start signal STV, causing the scanning of the high voltage Vson to start; and at least one clock signal controlling the output of the high voltage Vson.
  • the switching control signals CONT3 may include an output enable signal, which defines the duration of the high voltage Vson.
  • Each of the drivers 400, 500, 600, 700, and 800 may be as at least one integrated circuit (IC) chip mounted directly on the LC panel assembly 300, or on a flexible printed circuit film (not shown); and may be attached to the LC panel assembly 300 in the form of a tape carrier package (TCP), or may be attached to the LC panel assembly 300 mounted on a separate printed circuit board (not shown).
  • the drivers 400, 500, 600, 700, and 800 may be integrated directly onto the LC panel assembly 300.
  • one or more of the drivers 400, 500, 600, 700, and 800 may be integrated into a single chip, with those of drivers 40, 500, 600, 700, and 800, not being integrated into a single chip being located outside of the single chip.
  • FIGS. 5 through 8 provide a detailed description of the operation of an exemplary OLED display.
  • FIG. 5 is a signal waveform diagram of an exemplary OLED display, which illustrates that the signal controller 600 divides one frame into two intervals, NT and RT, for displaying images.
  • the data driver 500 receives image data DAT for a row of pixels sequentially in response to the data control signals CONT2 from the signal controller 600, converts each image data DAT to the corresponding normal voltage Vdat, and then applies each image data DAT to the corresponding data lines D 1 -D m .
  • the scanning driver 400 applies a scanning signal to the scanning signal lines G 1 -G n in response to the scanning control signals CONT1 from the signal controller 600, in order to turn on the first switching transistor Qs1, which is connected to the scanning signal lines G 1 -G n . Accordingly, the normal voltage Vdat applied to the data lines D 1 -D m is applied to the control terminal of the corresponding driving transistor Qd through the corresponding turned-on first switching transistor Qs1.
  • the data voltage Vdat applied to the driving transistor Qd is charged in the capacitor Cst, with the charged voltage being maintained while the first switching transistor Qs1 is turned off.
  • the driving transistor Qd is turned on, to output a current I LD corresponding to the voltage Vdat.
  • the current I LD flows through the OLED LD, images are displayed on the corresponding pixels PX.
  • a horizontal period 1H is constituted of the time required for the data driver 500 and the scanning driver 400 to operate on one horizontal row of pixels. After 1 horizontal period 1H, the data driver 500 and the scanning driver 400 repeat the same operation for the next row of pixels PX. In this manner, the scanning signals are sequentially applied to all of the scanning signal lines G 1 -G n in the first interval NT, to thus apply the data voltage Vdat to all of the pixels PX.
  • the second interval RT is started after the data voltage Vdat is applied to all of the pixels PX.
  • the reverse bias voltage generator 800 applies the reverse bias voltage Vneg to the corresponding reverse bias voltage line Ln.
  • the switching driver 700 applies a switching signal to the switching signal line Ck to turn on the second switching transistor Qs2 responsive to the switching control signals CONT3 from the signal controller 600. Therefore, the reverse bias voltage Vneg applied to the reverse bias voltage line Lg is applied to the control terminal of the corresponding driving transistor Qd through the corresponding turned-on switching transistor.
  • the reverse bias voltage Vneg is an AC voltage to which maximum and minimum values are periodically applied.
  • an AC voltage having a maximum value of 0V and a minimum value of -20V is applied as the reverse bias voltage Vneg.
  • the reverse bias voltage Vneg may be an AC voltage having a maximum value of 10V and a minimum value of -20V.
  • a reverse bias voltage in the form of an AC voltage is termed an AC reverse bias voltage.
  • the amplitude of the reverse bias voltage Vneg may be selected in accordance with factors including without limitation the range of a data voltage Vdat, and the the OLED LD types or characteristics.
  • the average of the maximum value and minimum value of the voltage is less than about 0V.
  • the frequency of such an AC reverse bias voltage ranges between about 10 Hz to about 10,000 Hz, and the duty ratio thereof ranges between about 10% to about 90 % .
  • the ratio of the time of the first interval NT, to the time of the second interval RT ranges between about 4:1 to about 16:1.
  • the AC reverse bias voltage Vneg applied to the driving transistor Qd is charged in the capacitor Cst, with the charged voltage being maintained when second switching transistor Qs2 is turned off.
  • the driving transistor Qd is turned off when the reverse bias voltage Vneg is applied.
  • black is displayed on the screen of the OLED display when no current flows through the corresponding OLED LD, and the OLED LD does not emit light.
  • the data driver 500, the scanning driver 400, the switching driver 700, and the reverse bias voltage generator 800 repeat the same operation for the next row of pixels PX, after 1 horizontal period (1H).
  • the switching control signals are sequentially applied to all of the switching control lines Ck in the latter half of the frame, and the reverse bias voltage Vneg is applied to all of the pixels PX.
  • the second interval RT is terminated when the reverse bias voltage Vneg is applied to all of the pixels PX, with the next frame commencing by repeating the same operations.
  • the threshold voltage of the driving transistor Qd shifts, thereby degrading picture quality.
  • the reverse bias voltage Vneg to the control terminal of the driving transistor Qd, the stress caused by a typical positive data voltage Vdat is eliminated, and a shift in the threshold voltage of the driving transistor Qd may be prevented.
  • an AC reverse bias voltage may be applied to the driving transistor Qd using various methods.
  • the data driver may generate both a normal data voltage and an reverse bias voltage, with one of the two voltages being selectively applied.
  • the reverse bias voltage may be applied by generating an AC voltage using a separate apparatus.
  • FIGS. 7 and 8 are exemplary graphs showing a shift in the threshold voltage of an OLED display over time, in accordance with embodiments of the present invention.
  • FIG. 7 illustrates experimentally-obtained shifts in threshold voltage of the driving transistor Qd occurring over time, as corresponding to the voltage applied to the control terminal of driving transistor Qd, with and without application of an AC reverse bias voltage Vneg. Each of the experiments is performed two times.
  • FIG. 7 illustrates that a shift in the threshold voltage of the driving transistor Qd occurs when a DC voltage of positive (+) polarity (7VDC) is applied to the control terminal of the driving transistor Qd, but without application of a reverse bias voltage Vneg.
  • a data voltage Vdat is continuously applied to the control terminal of the driving transistor Qd, but a reverse bias voltage Vneg is not applied, the threshold voltage gradually increases, approximating about 3V after the passage of about 600 hours.
  • an AC reverse bias voltage Vneg is applied in the form of a preselected AC voltage at a preselected frequency, a shift in the threshold voltage of the driving transistor Qd can be minimized or prevented.
  • a DC voltage is continuously applied to the control terminal of the driving transistor Qd for about 100 hours, and then an preselected AC reverse bias voltage Vneg is applied for about one day (about 24 hours).
  • a DC voltage of positive (+) polarity (about 7VDC) is applied to the control terminal of the driving transistor Qd, followed by the application of a preselected reverse bias voltage.
  • One preselected reverse bias voltage Vneg employs a first preselected AC voltage varying between about 0V to about -20V at a first frequency of about 10 Hz (DC: 7V; AC:+0V/-20V@10Hz).
  • Another preselected reverse bias voltage Vneg employs a second preselected AC voltage varying between about 0V and about -20V at a second preselected frequency of about 250 Hz (DC: 7V; AC:+OV/-20V@250Hz).
  • an AC reverse bias voltage Vneg having a predetermined frequency and a preselected AC voltage value
  • the threshold voltage increases by approximately about 1V, then drops to a certain level, and then is restored, with the same procedure being repeated with a period of approximately 100 hours.
  • the preselected frequency is selected to be about 10Hz or about 250Hz
  • the preselected AC voltage magnitude for the reverse bias voltage Vneg is selected to periodically vary between about 0V to about -20V.
  • FIG. 8 illustrates experimentally-obtained shifts in threshold voltage of the driving transistor Qd occurring over time, as corresponding to the voltage applied to the control terminal of driving transistor Qd, with and without application of a DC reverse bias voltage Vneg, as is typical of the prior art. Each of the experiments is performed two times.
  • FIG. 8 illustrates that a shift in the threshold voltage of the driving transistor Qd occurs when a DC voltage of positive (+) polarity (7 VDC) is applied to the control terminal of the driving transistor Qd, but without application of a reverse bias voltage Vneg.
  • FIG. 8 illustrates that a shift in the threshold voltage of the driving transistor Qd occurs when a DC voltage of negative (-) polarity (-20 VDC) is applied to the control terminal of the driving transistor Qd, but without application of a reverse bias voltage Vneg.
  • the threshold voltage decreases to a negative value surpassing (in magnitude) about -3V after the passage of about 300 hours.
  • FIG. 8 illustrates that if a constant DC voltage of about -20V is applied as the reverse bias voltage Vneg to the control terminal of the driving transistor Qd for a predetermined period of time, the threshold voltage of the driving transistor Qd slightly increases for up to about 50 hours, and then the threshold voltage decreases to thus recover the threshold voltage shift after the passage of about 50 hours.
  • the threshold voltage increases by an amount much greater than that obtained during the initial 50 hours, but the recovery amount does not reach the amount by which the threshold voltage shift increases. Accordingly, as the shift and recovery of the threshold voltage repeat over time, the recovery amount still does not reach the amount by which the threshold voltage shift increases.
  • a threshold voltage shift can be reduced greatly by applying an AC reverse bias voltage Vneg to the control electrode of the driving transistor Qd, for example, in comparison to the foregoing results where reverse bias voltage Vneg is applied as a DC voltage.
  • FIG. 9 is a block diagram showing an OLED display in accordance with another exemplary embodiment of the present invention.
  • the exemplary OLED display includes a display panel 310, scanning drivers 410U and 410D connected thereto, a data driver 500, a switching driver 700, a reverse bias voltage generator 800, and a signal controller 600 controlling the scanning drivers 410U and 410D, the data driver 500, the switching driver 700, and the reverse bias voltage generator 800.
  • the display panel 310 is divided into two upper and lower blocks BLU and BLD.
  • display panel 310 includes a plurality of scanning signal lines GU 1 -GU p and GD 1 -GD p ; a plurality of data lines D 1 -D m ; a plurality of driving voltage lines (not shown); and a plurality of pixels PX arranged substantially in a matrix structure and connected to the scanning signal lines GU 1 -GU p and GD 1 -GD p , the data lines D 1 -D m , and the driving voltage lines.
  • the scanning signal lines GU 1 -GU p transmit scanning signals VU 1 -VU p , and are disposed on the upper block BLU.
  • the scanning signal lines GD 1 -GDp transmit scanning signals VD 1 -VD p and are disposed on the lower block BLD.
  • the scanning signal lines GU 1 -GU p and GD 1 -GD p extend substantially in a row direction and are separate from, and substantially parallel to, each other.
  • the data lines D 1 -D m transmit data voltages Vout, and extend substantially in a column direction through the upper and lower blocks BLU and BLD, and are separate from, and substantially parallel to, each other.
  • Other structures of the display panel 310 are similar to those as shown in FIG.1, and particularly, a pixel structure of the display panel 310 is substantially the same as that as shown in FIG. 2.
  • the scanning drivers 410U and 410D are connected to the scanning signal lines GU 1 -GU p and GD 1 -GD p , respectively.
  • the scanning drivers 410U and 410D apply scanning signals VU 1 -VU p and VD 1 -VD p to the scanning signal lines GU 1 -GU p and GD 1 -GD p .
  • Scanning signals VU 1 -VU p and VD 1 -VD p can be comprised of a combination of a high voltage Von and a low voltage Voff.
  • the data driver 500 and the signal controller 600 are substantially the same as those as shown in FIGS. 1 and 5, and the characteristics pertaining to the OLED display embodiments illustrated in FIGS. 1 through 7b also are applicable to the OLED display of FIG. 10.
  • FIG. 10 illustrates a waveform diagram of a driving signal applied to an exemplary OLED display in accordance with another embodiment of the present invention.
  • the signal controller 600 divides one frame into two intervals T1 and T2, in order to display images.
  • Interval T1 is divided into first and second display intervals NT1 and NT2, respectively.
  • interval T2 is divided into first and second blanking intervals BT1 and BT2, respectively.
  • the data driver 600 applies data voltages Vdat to the corresponding data lines D 1 -D m
  • the upper scanning driver 410U sequentially applies scanning signals VU 1 -VU P to the scanning signal lines GU 1 -GU p of the upper block BLU.
  • the scanning direction of the upper block BLU is directed from the uppermost scanning signal line GU 1 towards the lowermost scanning signal line GUp.
  • the first switching transistor Qs1 is connected to the scanning signal lines GU 1 -GUp. Therefore, the voltage Vdat applied to the data lines D 1 -D m is applied to the control terminal of the corresponding driving transistor Qd through the corresponding turned-on first switching transistor Qs1.
  • the data voltage Vdat applied to the driving transistor Qd is charged in the capacitor Cst, with the charged voltage being maintained when the first switching transistor Qs1 is turned off.
  • the driving transistor Qd turns on to output a current I LD corresponding to the voltage Vdat.
  • images are displayed on the corresponding pixels PX.
  • data driver 500 and scanning driver 400 operate on one row of pixels PX.
  • the data driver 500 and the scanning driver 400 repeat the same operation for the succeeding row of pixels PX.
  • the scanning signals VU 1 -VU P are sequentially applied to the upper scanning signal lines GU 1 -GU P , and the data voltage Vdat to the pixels PX of upper half BLU.
  • the reverse bias voltage generator 800 applies the reverse bias voltage Vneg to the reverse bias voltage line Ln, which is connected to the pixels PX of the lower block BLD.
  • the switching driver 700 applies a switching signal to the switching signal line Ck thereby turning on the second switching transistor Qs2. Therefore, the reverse bias voltage Vneg, applied to the reverse bias voltage line Lg, is applied to the control terminal of the corresponding driving transistor Qd through the corresponding turned-on switching transistor.
  • the reverse bias voltage Vneg is an AC voltage as shown in FIGS. 5 and 6, with the aforementioned characteristics of the reverse bias voltage Vneg described with respect to FIG. 5 also being applicable.
  • the data voltage Vdat is applied to the corresponding data lines D 1 -D m
  • the lower scanning driver 410D sequentially applies the scanning signals VD 1 -VD q to the scanning signal lines GD 1 -GD q of the lower block BLD.
  • the scanning direction during this interval is directed from the bottom to the top, as indicated by the arrow of FIG. 9. That is, the scanning proceeds in the lower block BLD from the lowermost scanning signal line GDq towards the uppermost scanning signal line GUp. Operations performed during the second display interval NT2 are substantially the same as those performed during the first display interval NT1, and the foregoing description can be applicable to interval NT2.
  • the reverse bias voltage generator 800 substantially continuously applies the reverse bias voltage Vneg to the reverse bias voltage line Ln connected to the upper block BLU. Operations performed during the second display interval BT2 are substantially the same as those performed during the first display interval BT1, and the foregoing description can be applicable to interval BT2.
  • the reverse bias voltage Vneg is applied to the pixels of the lower block BLD.
  • the reverse bias voltage Vneg is applied to the pixels of the upper block BLU. Therefore, while the pixels of the upper block display images, the pixels of the lower block BLD display black, and vice versa.
  • the pixels PX emit light until the reverse bias voltage Vneg is applied.
  • the pixels PX do not emit until the data voltage Vdat is suppliedduring the next frame. Accordingly, it is possible to prevent a blurring phenomenon that makes an image unclear and out of focus, and at the same time to prevent a threshold voltage shift by causing no light to be emitted during a portion of one frame 1FT.
  • the display panel and the scanning driver are divided into two units, and where one frame of a display operation is divided into two intervals for the present invention is not limited thereto.
  • one or both of the display panel and the scanning driver may be divided into three or more units, and a frame for display operation may be divided into three or more intervals.
  • FIG. 11 illustrates another exemplary OLED display embodiment, in the form of a block diagram.
  • the OLED display shown in FIG. 11 includes a display panel 300; a scanning driver 400 and a data driver 500 connected to the display panel 300; a switching driver 700; a reverse bias voltage generator 800; a signal controller 610 for controlling the scanning drivers 400, the data driver 500, the switching driver 700, and the reverse bias voltage generator 800; and a clock timer 900.
  • the clock timer 900 determines whether the power of the OLED display is turned on, measures the turn-on time, and transmits such information INF to the signal controller 610.
  • the signal controller 610 controls the operations of the gate driver 400 and the data driver 500, and receives the turn-on time information INF from the clock timer 900, to control the operation of the switching driver 700 and the reverse bias voltage generator 800.
  • the gate driver 400, the data driver 500, the switching driver 700, and the reverse bias voltage generator 800 are substantially the same as those as shown in FIG. 1, and aforementioned characteristics of the OLED displays described with respect to FIGS. 1 to 4 also may be applied to the OLED display of FIG.11.
  • FIG. 12 illustrates an OLED display in accordance with yet another embodiment of the present invention.
  • FIG. 12 illustrates a waveform diagram depicting a voltage applied to a driving transistor of an OLED display embodiment.
  • the operational period of an OLED display in accordance with the present exemplary embodiment is divided into a turn-on interval OT, during which the power of the display is turned on (i.e., the OLED display is in a turned-on state), and a turn-off interval, during which the power of the display is turned off (i.e., the OLED display is in a turned-off state).
  • the OLED display operates in the same way as in the first interval NT of FIG. 5. That is, the data driver 500 applies the data voltage Vdat to the corresponding data lines D 1 -D m , and the scanning driver 400 sequentially applies scanning signals to the scanning signal lines, to which are connected to the respective first switching transistor Qs1. Accordingly, when the first switching transistor Qs1 is turned on, the data voltage Vdat applied to the data lines is applied through the corresponding turned-on first switching transistor Qs1 to the control terminal of the corresponding driving transistor Qd. The data voltage Vdat applied to the driving transistor Qd is charged in the capacitor Cst, with the charged voltage being maintained when the first switching transistor Qs1 is turned off. When the data voltage Vdat is applied, the driving transistor Qd is turned on, thereby driving an output current I LD corresponding to the voltage Vdat. Images are displayed on the corresponding pixels PX, as the current I LD flows through the OLED LD.
  • the display operation is performed when the OLED display is in a turned-on state, as described above. If the OLED display is turned off without being used, and in response to the reverse bias control signal CONT4 from the signal controller 600, the reverse bias voltage generator 800 applies the reverse bias voltage Vneg to the reverse bias voltage line Ln, which is connected to the pixels PX. In response to the switching control signals CONT3 from the signal controller 600, the switching driver 700 applies a switching signal to the switching signal line Ck, thereby turning on the second switching transistor Qs2 to which the switching signal line Ck is connected. Therefore, the reverse bias voltage Vneg is applied by the reverse bias voltage line Lg to the control terminal of the corresponding driving transistor Qd, through the corresponding turned-on switching transistor.
  • the clock timer 900 calculates the time during which the OLED display is in a turned-on state, and transmits this information INF to the signal controller 600.
  • the signal controller 600 sets the time for applying the reverse bias voltage Vneg to the control terminal of the driving transistor Qd in accordance with predetermined standards. Also thus determined are the control signals CONT3 and CONT4 to be transmitted to the switching driver 700 and the reverse bias voltage generator 800, respectively. That is, during the display operation of the driving transistor Qd of the OLED display, signal controller 600 measures the application time of the data voltage Vdat and the calculates the appropriate number of hours to apply the reverse bias voltage Vneg, which typically is in proportion to the application time of the data voltage Vdat.
  • the reverse bias voltage Vneg be applied for about x hours, if the turn-on time of the OLED display is about y hours, where x ⁇ y.
  • a desirable value for application of the reverse bias voltage Vneg can be about 1 hour when the corresponding turn-on time of the OLED, e.g., the application time of data voltage Vdat, is about 8 hours.
  • the reverse bias voltage Vneg is applied using the time during which the OLED display is not in use, it is possible to use the OLED display more efficiently while preventing a threshold voltage shift.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Control Of El Displays (AREA)
  • Electroluminescent Light Sources (AREA)
EP07006618.8A 2006-04-04 2007-03-30 Dispositif d'affichage et procédé de commande correspondant Active EP1843316B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020060030401A KR101282399B1 (ko) 2006-04-04 2006-04-04 표시 장치 및 그 구동 방법

Publications (3)

Publication Number Publication Date
EP1843316A2 true EP1843316A2 (fr) 2007-10-10
EP1843316A3 EP1843316A3 (fr) 2009-04-08
EP1843316B1 EP1843316B1 (fr) 2017-12-27

Family

ID=38180435

Family Applications (1)

Application Number Title Priority Date Filing Date
EP07006618.8A Active EP1843316B1 (fr) 2006-04-04 2007-03-30 Dispositif d'affichage et procédé de commande correspondant

Country Status (6)

Country Link
US (1) US7965263B2 (fr)
EP (1) EP1843316B1 (fr)
JP (1) JP5111923B2 (fr)
KR (1) KR101282399B1 (fr)
CN (1) CN101051441B (fr)
TW (1) TWI410931B (fr)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ES2655257T3 (es) * 2006-12-01 2018-02-19 Ses-Imagotag Pantalla de matriz activa de baja potencia
KR101293560B1 (ko) * 2007-01-23 2013-08-06 삼성디스플레이 주식회사 표시 장치 및 그 구동 방법
KR100853540B1 (ko) * 2007-02-01 2008-08-21 삼성에스디아이 주식회사 유기전계발광표시장치 및 그의 에이징 방법
JP5287111B2 (ja) * 2007-11-14 2013-09-11 ソニー株式会社 表示装置及びその駆動方法と電子機器
KR101517110B1 (ko) 2007-11-14 2015-05-04 소니 주식회사 표시장치 및 그 구동 방법과 전자기기
JP4760840B2 (ja) * 2008-02-28 2011-08-31 ソニー株式会社 Ｅｌ表示パネル、電子機器及びｅｌ表示パネルの駆動方法
US7660028B2 (en) * 2008-03-28 2010-02-09 Qualcomm Mems Technologies, Inc. Apparatus and method of dual-mode display
TWI415093B (zh) * 2009-04-20 2013-11-11 Nuvoton Technology Corp 場序式顯示器的驅動方法
JP5399163B2 (ja) 2009-08-07 2014-01-29 グローバル・オーエルイーディー・テクノロジー・リミテッド・ライアビリティ・カンパニー 表示装置
JP5665839B2 (ja) * 2010-02-22 2015-02-04 株式会社東芝 太陽電池およびその製造方法
KR101073226B1 (ko) * 2010-03-17 2011-10-12 삼성모바일디스플레이주식회사 유기전계발광 표시장치
JP2012058274A (ja) 2010-09-03 2012-03-22 Hitachi Displays Ltd 表示装置
KR101658037B1 (ko) * 2010-11-09 2016-09-21 삼성전자주식회사 능동형 디스플레이 장치의 구동 방법
KR20120074847A (ko) * 2010-12-28 2012-07-06 삼성모바일디스플레이주식회사 화소 및 이를 이용한 유기 발광 표시 장치
US9183780B2 (en) * 2012-12-13 2015-11-10 Lg Display Co., Ltd. Organic light emitting display
JP6357641B2 (ja) * 2013-12-11 2018-07-18 株式会社Ｊｏｌｅｄ 表示装置及びその駆動方法
KR102206608B1 (ko) * 2014-03-19 2021-01-25 삼성디스플레이 주식회사 유기전계발광 표시장치 및 그의 구동방법
US20150355762A1 (en) * 2014-06-04 2015-12-10 Apple Inc. Mid-frame blanking
KR102206232B1 (ko) * 2014-07-08 2021-01-25 삼성디스플레이 주식회사 직류 전압 변환 회로를 포함하는 표시 장치
KR102339039B1 (ko) * 2014-08-27 2021-12-15 삼성디스플레이 주식회사 표시 장치 및 이를 이용한 표시 패널의 구동 방법
CN106486046B (zh) * 2015-08-31 2019-05-03 乐金显示有限公司 显示装置及其驱动方法
KR102460992B1 (ko) * 2015-08-31 2022-11-01 엘지디스플레이 주식회사 보상마진 제어장치, 유기발광 표시장치 및 그의 구동방법
CN105047169B (zh) * 2015-09-07 2017-12-01 京东方科技集团股份有限公司 像素电路及其驱动方法、显示面板和显示装置
JP2017083609A (ja) * 2015-10-27 2017-05-18 ソニー株式会社 表示装置、表示装置の駆動方法、表示素子、及び、電子機器
CN105206246B (zh) * 2015-10-31 2018-05-11 武汉华星光电技术有限公司 扫描驱动电路及具有该电路的液晶显示装置
JP2017173415A (ja) * 2016-03-22 2017-09-28 株式会社ジャパンディスプレイ 表示装置及び表示装置の制御方法
CN106652915A (zh) 2017-02-09 2017-05-10 鄂尔多斯市源盛光电有限责任公司 一种像素电路、显示面板、显示装置及驱动方法
KR102484382B1 (ko) * 2018-03-09 2023-01-04 삼성디스플레이 주식회사 유기 발광 표시 장치
US10598838B2 (en) * 2018-06-29 2020-03-24 Intel Corporation Pixel level polarizer for flexible display panels
US11062653B2 (en) 2018-10-23 2021-07-13 Novatek Microelectronics Corp. Display apparatus and operation method for display panel thereof
CN109686304B (zh) * 2019-02-20 2020-09-01 深圳市华星光电半导体显示技术有限公司 一种显示面板及其驱动方法
CN111986622B (zh) * 2020-08-27 2022-04-26 武汉华星光电技术有限公司 驱动电路及其驱动方法、显示装置
CN112927652A (zh) * 2021-02-05 2021-06-08 深圳市华星光电半导体显示技术有限公司 像素电路及其驱动方法、显示面板和显示装置
CN114141192A (zh) * 2021-12-03 2022-03-04 Tcl华星光电技术有限公司 驱动电路及其驱动方法、装置、阵列基板和显示装置

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1994025954A1 (fr) * 1993-04-30 1994-11-10 Prime View Hk Limited Appareil pour rectifier la tension de seuil dans des dispositifs transistorises a mince film amorphe de silicium
JP2003150082A (ja) * 2001-11-15 2003-05-21 Matsushita Electric Ind Co Ltd Ｅｌ表示装置の駆動方法とｅｌ表示装置およびその製造方法と情報表示装置
US20060007072A1 (en) * 2004-06-02 2006-01-12 Samsung Electronics Co., Ltd. Display device and driving method thereof
US20060012587A1 (en) * 2004-07-16 2006-01-19 Matthew Stevenson Circuits including parallel conduction paths and methods of operating an electronic device including parallel conduction paths

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR960016720B1 (ko) 1993-12-08 1996-12-20 한국과학기술연구원 상대전위차를 이용한 교류구동형 박막 전계발광소자 구동회로
JP3072221B2 (ja) 1993-12-20 2000-07-31 シャープ株式会社 表示装置の駆動方法及びその回路
US5844538A (en) * 1993-12-28 1998-12-01 Sharp Kabushiki Kaisha Active matrix-type image display apparatus controlling writing of display data with respect to picture elements
US5552678A (en) * 1994-09-23 1996-09-03 Eastman Kodak Company AC drive scheme for organic led
KR100324908B1 (ko) 1994-11-30 2004-12-17 에스케이케미칼주식회사 안정화된3-이소티아졸론용액
WO1998036405A1 (fr) * 1997-02-17 1998-08-20 Seiko Epson Corporation Afficheur emissif pilote par le courant, procede de pilotage de cet afficheur, et procede de fabrication
JP3236243B2 (ja) 1997-06-11 2001-12-10 キヤノン株式会社 エレクトロ・ルミネセンス装置及びその駆動法
JP3594856B2 (ja) * 1999-11-12 2004-12-02 パイオニア株式会社 アクティブマトリクス型表示装置
US7034339B2 (en) * 2001-08-09 2006-04-25 Idemitsu Kosan Co., Ltd. Organic EL display device having host compound and phosphorescent luminous compound, and method of driving same
JP2005512297A (ja) 2001-11-20 2005-04-28 インターナショナル・ビジネス・マシーンズ・コーポレーション アモルファスシリコン・トランジスタを用いたアクティブマトリクス型有機発光ダイオード
JP2003186437A (ja) * 2001-12-18 2003-07-04 Sanyo Electric Co Ltd 表示装置
US6809481B2 (en) * 2002-02-28 2004-10-26 Semiconductor Energy Laboratory Co., Ltd. Light emitting device and electric device using the same
TW550538B (en) 2002-05-07 2003-09-01 Au Optronics Corp Method of driving display device
KR100528692B1 (ko) * 2002-08-27 2005-11-15 엘지.필립스 엘시디 주식회사 유기전계발광소자용 에이징 회로 및 그 구동방법
JP2004118132A (ja) * 2002-09-30 2004-04-15 Hitachi Ltd 直流電流駆動表示装置
WO2004051469A1 (fr) 2002-11-29 2004-06-17 Fujitsu Limited Processeur de donnees, procede de commande de programme et programme
JP4023335B2 (ja) 2003-02-19 2007-12-19 セイコーエプソン株式会社 電気光学装置、電気光学装置の駆動方法および電子機器
JP4484451B2 (ja) * 2003-05-16 2010-06-16 奇美電子股▲ふん▼有限公司 画像表示装置
JP4016962B2 (ja) 2003-05-19 2007-12-05 セイコーエプソン株式会社 電気光学装置、電気光学装置の駆動方法
TWI254898B (en) * 2003-10-02 2006-05-11 Pioneer Corp Display apparatus with active matrix display panel and method for driving same
KR101029406B1 (ko) 2003-12-17 2011-04-14 엘지디스플레이 주식회사 액정표시장치의 디멀티플렉서와 그 구동방법
EP1544842B1 (fr) 2003-12-18 2018-08-22 Semiconductor Energy Laboratory Co., Ltd. Dispositif d'affichage et son procédé de fabrication
JP4850422B2 (ja) * 2005-01-31 2012-01-11 パイオニア株式会社 表示装置およびその駆動方法
KR101209055B1 (ko) * 2005-09-30 2012-12-06 삼성디스플레이 주식회사 표시 장치 및 그 구동 방법

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1994025954A1 (fr) * 1993-04-30 1994-11-10 Prime View Hk Limited Appareil pour rectifier la tension de seuil dans des dispositifs transistorises a mince film amorphe de silicium
JP2003150082A (ja) * 2001-11-15 2003-05-21 Matsushita Electric Ind Co Ltd Ｅｌ表示装置の駆動方法とｅｌ表示装置およびその製造方法と情報表示装置
US20060007072A1 (en) * 2004-06-02 2006-01-12 Samsung Electronics Co., Ltd. Display device and driving method thereof
US20060012587A1 (en) * 2004-07-16 2006-01-19 Matthew Stevenson Circuits including parallel conduction paths and methods of operating an electronic device including parallel conduction paths

Also Published As

Publication number Publication date
TW200746020A (en) 2007-12-16
CN101051441A (zh) 2007-10-10
US7965263B2 (en) 2011-06-21
KR101282399B1 (ko) 2013-07-04
TWI410931B (zh) 2013-10-01
EP1843316A3 (fr) 2009-04-08
JP2007279738A (ja) 2007-10-25
CN101051441B (zh) 2012-06-13
KR20070099242A (ko) 2007-10-09
US20080094320A1 (en) 2008-04-24
EP1843316B1 (fr) 2017-12-27
JP5111923B2 (ja) 2013-01-09

Similar Documents

Publication Publication Date Title
EP1843316B1 (fr) Dispositif d'affichage et procédé de commande correspondant
KR101209055B1 (ko) 표시 장치 및 그 구동 방법
KR101171188B1 (ko) 표시 장치 및 그 구동 방법
KR101142996B1 (ko) 표시 장치 및 그 구동 방법
KR101112555B1 (ko) 표시 장치 및 그 구동 방법
CN1734532B (zh) 显示器及其驱动方法
KR101112556B1 (ko) 표시 장치 및 그 구동 방법
US20060007072A1 (en) Display device and driving method thereof
US20070126683A1 (en) Display device and driving method therefor
KR20060096857A (ko) 표시 장치 및 그 구동 방법
US20070080907A1 (en) Display device and driving method thereof
KR101293571B1 (ko) 표시 장치 및 그 구동 장치
KR20070040588A (ko) 표시 장치
US20060244694A1 (en) Display device and driving method thereof
KR20060100824A (ko) 표시 장치 및 그 구동 방법
KR20070037036A (ko) 표시 장치
KR101240658B1 (ko) 표시 장치 및 그 구동 방법

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC MT NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA HR MK YU

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC MT NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA HR MK RS

17P Request for examination filed

Effective date: 20091002

AKX Designation fees paid

Designated state(s): DE FR GB

17Q First examination report despatched

Effective date: 20100607

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: SAMSUNG ELECTRONICS CO., LTD.

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: SAMSUNG DISPLAY CO., LTD.

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: SAMSUNG DISPLAY CO., LTD.

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

RIC1 Information provided on ipc code assigned before grant

Ipc: G09G 3/3233 20160101ALI20170616BHEP

Ipc: G09G 3/3266 20160101ALI20170616BHEP

Ipc: G09G 3/32 20160101AFI20170616BHEP

INTG Intention to grant announced

Effective date: 20170724

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602007053511

Country of ref document: DE

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 12

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602007053511

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20180928

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230515

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20240220

Year of fee payment: 18

Ref country code: GB

Payment date: 20240220

Year of fee payment: 18

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20240226

Year of fee payment: 18