EP1808058A1 - Procede de production d'un circuit tridimensionnel - Google Patents

Procede de production d'un circuit tridimensionnel

Info

Publication number
EP1808058A1
EP1808058A1 EP06762536A EP06762536A EP1808058A1 EP 1808058 A1 EP1808058 A1 EP 1808058A1 EP 06762536 A EP06762536 A EP 06762536A EP 06762536 A EP06762536 A EP 06762536A EP 1808058 A1 EP1808058 A1 EP 1808058A1
Authority
EP
European Patent Office
Prior art keywords
substrate layers
folding
substrate
circuit elements
layers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP06762536A
Other languages
German (de)
English (en)
Inventor
Arved HÜBLER
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Evonik Operations GmbH
Original Assignee
Printed Systems GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Printed Systems GmbH filed Critical Printed Systems GmbH
Publication of EP1808058A1 publication Critical patent/EP1808058A1/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/0393—Flexible materials
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/09—Use of materials for the conductive, e.g. metallic pattern
    • H05K1/092—Dispersed materials, e.g. conductive pastes or inks
    • H05K1/095—Dispersed materials, e.g. conductive pastes or inks for polymer thick films, i.e. having a permanent organic polymeric binder
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/05—Flexible printed circuits [FPCs]
    • H05K2201/055—Folded back on itself
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
    • H05K2203/0221—Perforating
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4626—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials
    • H05K3/4635—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials laminating flexible circuit boards using additional insulating adhesive materials between the boards

Definitions

  • the invention relates to a method for producing a three-dimensional circuit having at least two superimposed substrate layers comprising printed conductors and / or circuit elements.
  • DE-A-100 57 665 also describes an integrated circuit with at least two transistors arranged in a stack, using, for example, a film as a substrate.
  • the invention is based on the object to further reduce the manufacturing and assembly costs of a three-dimensional circuit. According to the invention, this object is solved by the features of claim 1.
  • the inventive method for producing a three-dimensional circuit having at least two superimposed, flexibly formed substrate layers comprising printed conductors and / or circuit elements made of electrically functional materials is characterized by the combination of the following method steps:
  • Circuit elements around the folding or bending edge so that the at least two substrate layers are arranged one above the other.
  • the functional materials used are preferably polymer materials which are printed on the flexible substrate layers. This results in a particularly simple and inexpensive production.
  • an electrically insulating layer can be arranged between the substrate layers, which can optionally consist of a solid substrate, in particular of the material sheet from which the substrate layers are made, or of a liquid or gaseous applied material.
  • the substrate layers can be brought into electrical contact with one another via electrical contact connections between the conductor tracks and / or circuit elements.
  • the production of electrical contact connections between the conductor tracks and / or circuit elements can be effected by printing of electrically functional materials. This can be realized for two adjacent substrate layers, for example, by contacting directly opposite points by means of a press contact, a recess (for example by perforation) being provided in an intermediate layer in the region of these two contact points (see FIG. 4). Furthermore, an electrically conductive connection can also be made via the folding or bending edge (see FIG. 5). Finally, a necessary
  • connection through a substrate layer also be realized by that by means of a perforating device, a perforation is provided in the substrate at the locations at which a through-connection is to take place (FIGS. 6a, b).
  • a perforation is provided in the substrate at the locations at which a through-connection is to take place (FIGS. 6a, b).
  • Fig. 1 is a three-dimensional circuit with contiguous
  • Fig. 2 is a three-dimensional circuit with contiguous
  • FIG. 3 shows a three-dimensional circuit in which the substrate layers and insulating layers are connected
  • Fig. 4 is a three-dimensional circuit with contiguous
  • Fig. 7 is a schematic representation of the manufacturing process.
  • the three-dimensional circuit shown schematically in FIG. 1 consists of three superimposed substrate layers 1, 2, 3, the substrate layers comprising conductor tracks and / or circuit elements 4.
  • the printed conductors and / or circuit elements are printed from electronic functional materials, in particular based on polymers, on the flexibly formed substrate layers.
  • electrical and electronic components such as transistors, diodes, resistors, capacitors, etc. can be produced, which are integrally connected by directly applied to the substrate interconnects.
  • the individual substrate layers consist for example of films.
  • the substrate layers are made of a continuous material sheet, wherein the substrate layers are separated by a folding or bending edge 5 in the material sheet and the material sheet is folded after applying the conductor tracks and / or circuit elements 4 to the folding or bending edge such that the two Substrate layers are arranged one above the other.
  • a particularly cost-effective production results when the electrical functional materials are applied by printing on the flexible substrate layers.
  • high, low or planographic printing processes are used.
  • the individual substrate layers 1, 2, 3 are firmly joined together, wherein the solid compound can be prepared for example by adhesive, by a lamination step, a perforation, by partial fusion of the substrate layers or in any other way.
  • inline is to be understood in this context as meaning that it is a continuous flow production.
  • the thickness of the substrate layers is typically in the range of 10 to 100 microns and is therefore more favorable than if links can be realized only in one plane.
  • all known methods such as. the funnel fold, Schwertfalz or pocket fold into consideration, in particular both longitudinal and transverse folds can be provided.
  • an insulating layer is provided between the individual layers, which can be realized either by an additional substrate or film layer (see FIGS. 2 and 3) or by an additionally applied, insulating material layer (FIG. 4).
  • the three substrate layers 1, 2, 3 are formed from a coherent material sheet and the two electrically insulating layers 6 as individual separated layers, while in FIG. 2,
  • the substrate layers 1, 2, 3 and the electrically insulating layers 6 are made of a continuous material sheet, the individual layers are separated by folding or bending edges 5.
  • the individual layers of the circuit must be permanently connected to each other, so that a gluing or laminating each layer with the adjacent layer is necessary.
  • This function can be summarized with the insulation, either a film layer is introduced as insulating laminating film (reference numeral 6 in Figures 2 and 3) or an adhesive layer 9 is applied with insulating properties as an intermediate layer, as shown in Fig. 4.
  • a three-dimensional circuit is only possible if the individual substrate layers contained in the circuit stack can be electrically connected to each other. This can be realized for two adjacent substrate layers, for example, by contacting directly opposite points 7, 8 by a press contact, wherein in the region of these two
  • an electrically conductive connection via the folding or bending edge 5 can be carried out (see FIG. 5).
  • the applied conductive material 11, 12 must be sufficiently elastic so that it survives the folding without breaking.
  • a perforation 13 of the substrate can also be provided by means of a perforating device 14 at the locations where through-plating is to take place (FIGS. 6a, b).
  • a contact can thereby be produced (FIG. 6c).
  • the hole size of the perforation and the surface tension of the functional materials applied on both sides are coordinated so that optimum wetting of the hole cross-section can take place.
  • a plurality of perforations are provided at a conductive transition to a to achieve sufficient conductivity.
  • Perforiervorraumen 14 for example, mechanical perforators can be used.
  • the perforations can also be fired by laser beam in the substrate layer.
  • FIG. 1 An exemplary embodiment of a production process according to the invention is shown in FIG.
  • the material sheet 15 is unwound in the first step of a storage roll 16 and first perforated by means of a perforating device 14. Thereafter, a one-sided or two-sided printing of the substrate web can take place in a printing unit 17, whereby optionally necessary drying processes can also take place here. Furthermore, a structured, insulating adhesive layer is also applied there, provided that the intermediate layer is not formed by a part of the material sheet or separate layers. Subsequently, one or more folding processes take place in a folding unit 18, so that a corresponding three-dimensional circuit 19 has arisen at the end. The cutting process for separating the three-dimensional circuits thus takes place only after the
  • substrate webs 20 can be introduced into the folding process, so that the three-dimensional circuit 19 is formed from different merged webs.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Structure Of Printed Boards (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Manufacturing Of Printed Wiring (AREA)

Abstract

L'invention concerne un procédé permettant de produire un circuit tridimensionnel comportant au moins deux couches de substrat superposées, de structure flexible, qui comprennent des tracés conducteurs et/ou des éléments de circuit à base de matériaux de fonction électriques. Ledit procédé présente une combinaison des étapes suivantes: a) utiliser une feuille de matériau continue pour les au moins deux couches de substrat; b) comprimer les matériaux de fonction électriques sur les couches de substrat; c) prévoir au moins une arête de pliage ou de flexion dans la feuille de matériau, afin de délimiter les au moins deux couches de substrat l'une par rapport à l'autre, le processus de pliage s'effectuant en ligne avec un processus de compression; d) plier la feuille de matériau après application des tracés conducteurs et/ ou des éléments de circuit autour de l'arête de pliage ou de flexion, afin que les au moins deux couches de substrat soient superposées.
EP06762536A 2005-07-15 2006-07-11 Procede de production d'un circuit tridimensionnel Withdrawn EP1808058A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102005033218A DE102005033218A1 (de) 2005-07-15 2005-07-15 Dreidimensionale Schaltung
PCT/EP2006/006788 WO2007009639A1 (fr) 2005-07-15 2006-07-11 Procede de production d'un circuit tridimensionnel

Publications (1)

Publication Number Publication Date
EP1808058A1 true EP1808058A1 (fr) 2007-07-18

Family

ID=36930401

Family Applications (1)

Application Number Title Priority Date Filing Date
EP06762536A Withdrawn EP1808058A1 (fr) 2005-07-15 2006-07-11 Procede de production d'un circuit tridimensionnel

Country Status (7)

Country Link
US (1) US20080199597A1 (fr)
EP (1) EP1808058A1 (fr)
JP (1) JP2009501437A (fr)
KR (1) KR20080025664A (fr)
CN (1) CN101223833A (fr)
DE (1) DE102005033218A1 (fr)
WO (1) WO2007009639A1 (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4477591B2 (ja) * 2006-03-23 2010-06-09 古河電気工業株式会社 電子部品実装立体配線体
EP2141973A1 (fr) * 2008-07-02 2010-01-06 Nederlandse Organisatie voor toegepast-natuurwetenschappelijk Onderzoek TNO Procédé pour fournir des structures conductrices dans un système multi-feuilles et système multi-feuilles les comportant
DE102009005255A1 (de) 2009-01-14 2010-07-15 Khs Ag Verfahren zur Verifikation einer Kennzeichnungsschaltung
US10748867B2 (en) * 2012-01-04 2020-08-18 Board Of Regents, The University Of Texas System Extrusion-based additive manufacturing system for 3D structural electronic, electromagnetic and electromechanical components/devices
US10580830B2 (en) * 2016-07-08 2020-03-03 Nanyang Technological University Method of fabricating an electrical circuit assembly on a flexible substrate

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03225991A (ja) * 1990-01-31 1991-10-04 Fujikura Ltd フレキシブルプリント配線板及びその製造方法
US20050146510A1 (en) * 2003-12-29 2005-07-07 Nokia Corporation Printable electromechanical input means and an electronic device including such input means

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US1048021A (en) * 1911-12-16 1912-12-24 Charles A Wulf Distributer for automobile engine-starters.
DE1916876U (de) * 1962-03-29 1965-06-03 Telefunken Patent Zur aufnahme des schaltungsaufbaus elektronischer geraete bestimmtes bauteil.
DE1932380A1 (de) * 1969-06-26 1971-01-07 Licentia Gmbh Schaltungsaufbau
US3766439A (en) * 1972-01-12 1973-10-16 Gen Electric Electronic module using flexible printed circuit board with heat sink means
JPS5024770A (fr) 1973-07-05 1975-03-17
DE2423144A1 (de) * 1974-05-13 1975-11-20 Siemens Ag Flexibler schaltungstraeger
GB2126793B (en) * 1982-08-26 1985-12-04 Standard Telephones Cables Ltd High density packaging of intergrated circuits
FR2562335B1 (fr) * 1984-04-03 1988-11-25 Rogers Corp Circuit multicouche flexible avec connexions entre couches soudees par voie ultrasonique
US5220488A (en) * 1985-09-04 1993-06-15 Ufe Incorporated Injection molded printed circuits
JP2721093B2 (ja) * 1992-07-21 1998-03-04 三菱電機株式会社 半導体装置
US5965848A (en) * 1997-07-22 1999-10-12 Randice-Lisa Altschul Disposable portable electronic devices and method of making
DE10011595A1 (de) 2000-03-10 2001-09-13 Delphi Tech Inc Verfahren zum Verbinden einer flexiblen bedruckten Schaltung mit einer Schaltung eines Schaltungsträgers
US6552910B1 (en) * 2000-06-28 2003-04-22 Micron Technology, Inc. Stacked-die assemblies with a plurality of microelectronic devices and methods of manufacture
DE10057665A1 (de) 2000-11-21 2002-06-06 Siemens Ag Integrierte Schaltung und Herstellungsverfahren dazu
JP2004507096A (ja) * 2000-08-18 2004-03-04 シーメンス　アクチエンゲゼルシヤフト 有機電界効果トランジスタ（ｏｆｅｔ），該有機電界効果トランジスタの製造方法、前記有機電界効果トランジスタから形成される集積回路、及び該集積回路の使用
US6449839B1 (en) * 2000-09-06 2002-09-17 Visteon Global Tech., Inc. Electrical circuit board and a method for making the same
ES2187285B1 (es) * 2001-08-24 2004-08-16 Lear Automotive (Eeds) Spain, S.L. Procedimiento de multifresado para la fabricacion de circuitos impresos y circuito impreso asi obtenido.
US6590282B1 (en) * 2002-04-12 2003-07-08 Industrial Technology Research Institute Stacked semiconductor package formed on a substrate and method for fabrication
EP1383364A3 (fr) 2002-05-23 2006-01-04 Nashua Corporation Eléments de circuit ayant un revêtement récepteur d'encre et une trace conductrice et leur procédé de fabrication
JP2003347503A (ja) * 2002-05-30 2003-12-05 Hitachi Ltd 半導体装置及びその製造方法並びに半導体実装方法
US20060027395A1 (en) * 2004-08-04 2006-02-09 Arima Computer Corporation Flexible printed circuit board
JP4123206B2 (ja) * 2004-08-31 2008-07-23 ソニー株式会社 多層配線板及び多層配線板の製造方法

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03225991A (ja) * 1990-01-31 1991-10-04 Fujikura Ltd フレキシブルプリント配線板及びその製造方法
US20050146510A1 (en) * 2003-12-29 2005-07-07 Nokia Corporation Printable electromechanical input means and an electronic device including such input means

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of WO2007009639A1 *

Also Published As

Publication number Publication date
WO2007009639A1 (fr) 2007-01-25
CN101223833A (zh) 2008-07-16
KR20080025664A (ko) 2008-03-21
DE102005033218A1 (de) 2007-01-18
JP2009501437A (ja) 2009-01-15
US20080199597A1 (en) 2008-08-21

Similar Documents

Publication Publication Date Title
EP0756244B1 (fr) Unité électronique et procédé de fabrication de cette unité
DE10309188A1 (de) Steif-flexible Leiterplatte und Verfahren zu deren Herstellung
DE102005041058A1 (de) Verfahren zur Herstellung einer mehrschichtigen Karte
AT12319U1 (de) Verfahren zum herstellen einer aus wenigstens zwei leiterplattenbereichen bestehenden leiterplatte sowie leiterplatte
EP2423959A2 (fr) Module de puissance doté d'un dispositif de raccordement flexible
DE10348010A1 (de) Mehrschichtleiterplatte, Verfahren zu deren Herstellung und Mehrschichtleiterplatte verwendendes Mobilgerät
WO2007009639A1 (fr) Procede de production d'un circuit tridimensionnel
WO2008104324A1 (fr) Procédé d'intégration de puces dans des cavités de cartes à circuit imprimé
DE102011083627A1 (de) Verfahren zur Kontaktierung eines elektronischen Bauteils und Baugruppe mit einem elektronischen Bauteil auf einem Substrat
WO2007012514A1 (fr) Connexion electroconductrice et procede de production de cette connexion
WO2004030429A1 (fr) Procede de production de cartes imprimees flexo-rigides et carte imprimee comprenant au moins une zone rigide et au moins une zone flexible
WO2009065543A1 (fr) Substrat flexible pour circuits électriques, et son procédé de fabrication
DE102016224943A1 (de) Trägersubstrat, Elektronikmodul und Verfahren zum Ausbilden eines Trägersubstrates
DE102008009220A1 (de) Verfahren zum Herstellen einer Leiterplatte
DE102011004543B4 (de) Widerstand, Leiterplatte und elektrisches oder elektronisches Gerät
DE10205592B4 (de) Verfahren zum Herstellen eines Halbzeugs für Leiterplatten
DE102013221674A1 (de) Elektronische vorrichtung und verfahren zum herstellen derselben
DE102005002149A1 (de) Tastatur und Verfahren zur Herstellung einer Tastatur
DE10031940A1 (de) Folienleiterplatte sowie deren Herstellungs- und Montageverfahren
DE4232666C1 (de) Verfahren zum Herstellen von Leiterplatten
DE112020004005B4 (de) Verfahren zur herstellung eines laminierten doppelleitersubstrats
EP2491582A1 (fr) Procédé de réalisation de trous métallisés
DE102020107028A1 (de) Piezoelektrische Vorrichtung und Verfahren zu deren Herstellung
WO1994024838A1 (fr) Mise en contact de couches electroconductrices dans un systeme stratifie
DE102014210889B4 (de) Verfahren zur Herstellung einer mehrlagigen Leiterplatte

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20070208

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA HR MK YU

17Q First examination report despatched

Effective date: 20071116

DAX Request for extension of the european patent (deleted)
RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: EVONIK DEGUSSA GMBH

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20091201