EP1801768B1 - Adressage et support simultanés (SAS) d'un affichage à plasma à courant alternatif de décharge de surface - Google Patents

Adressage et support simultanés (SAS) d'un affichage à plasma à courant alternatif de décharge de surface Download PDF

Info

Publication number
EP1801768B1
EP1801768B1 EP05257981A EP05257981A EP1801768B1 EP 1801768 B1 EP1801768 B1 EP 1801768B1 EP 05257981 A EP05257981 A EP 05257981A EP 05257981 A EP05257981 A EP 05257981A EP 1801768 B1 EP1801768 B1 EP 1801768B1
Authority
EP
European Patent Office
Prior art keywords
sustain
electrodes
ramp
reset
period
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Not-in-force
Application number
EP05257981A
Other languages
German (de)
English (en)
Other versions
EP1801768A1 (fr
Inventor
Carol Ann Wedding
Jeffrey W. Guy
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Imaging Systems Technology Inc
Original Assignee
Imaging Systems Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Imaging Systems Technology Inc filed Critical Imaging Systems Technology Inc
Priority to EP05257981A priority Critical patent/EP1801768B1/fr
Priority to AT05257981T priority patent/ATE488835T1/de
Priority to DE602005024849T priority patent/DE602005024849D1/de
Publication of EP1801768A1 publication Critical patent/EP1801768A1/fr
Application granted granted Critical
Publication of EP1801768B1 publication Critical patent/EP1801768B1/fr
Not-in-force legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2018—Display of intermediate tones by time modulation using two or more time intervals
    • G09G3/2022—Display of intermediate tones by time modulation using two or more time intervals using sub-frames
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/292—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for reset discharge, priming discharge or erase discharge occurring in a phase other than addressing
    • G09G3/2927—Details of initialising
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/294—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for lighting or sustain discharge
    • G09G3/2948—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for lighting or sustain discharge by increasing the total sustaining time with respect to other times in the frame
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0202—Addressing of scan or signal lines
    • G09G2310/0218—Addressing of scan or signal lines with collection of electrodes in groups for n-dimensional addressing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0238—Improving the black level
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0266—Reduction of sub-frame artefacts
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/293—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for address discharge

Definitions

  • This invention relates to the simultaneous addressing and sustaining of an AC gas discharge plasma display panel (PDP) that uses a surface discharge structure.
  • PDP AC gas discharge plasma display panel
  • This invention comprises a method of operating an AC plasma display by applying selective write and/or selective erase voltages to at least one display section of a surface discharge PDP while at least one other display section of the PDP is being simultaneously sustained.
  • This address and sustain method and architecture is called Simultaneous Address and Sustain (SAS). It Is particularly beneficial and suitable to use SAS in combination with techniques including methods and electronic circuitry to reduce false contour including motion and visual artifacts in a high resolution and high-information content surface discharge AC plasma displays, including high definition television (HDTV).
  • HDTV high definition television
  • the PDP industry has used two different AC plasma display panel (PDP) structures, the two-electrode columnar discharge structure and the three-electrode surface discharge structure.
  • the two-electrode columnar discharge display structure is disclosed in US Patent 3,499,167 issued to Baker et al and US Patent 3,559,190 issued to Bitzer et al .
  • the two-electrode columnar discharge structure is also referred to as opposing electrode discharge, twin substrate discharge, or co-planar discharge.
  • the sustaining voltage is continuously applied between an electrode on a rear or bottom substrate and an opposite electrode on the front or top viewing substrate.
  • the gas discharge takes place between the two opposing electrodes in between the top viewing substrate and the bottom substrate.
  • the columnar discharge structure has been widely used in monochrome AC plasma displays that emit orange or red light from a neon gas discharge. Typically phosphors are not used in such monochrome structures.
  • the present invention relates to a surface discharge AC plasma display panel having a structure with three or more electrodes defining each pixel or cell.
  • a sustaining voltage is applied between a pair of adjacent parallel electrodes that are on the front or top viewing substrate. These parallel electrodes are called the bulk sustain electrode and the row scan electrode.
  • the row scan electrode is also called a row sustain electrode because of its dual functions of address and sustain,
  • the opposing electrode on the rear or bottom substrate is a column data electrode and is used to periodically address a row scan electrode on the top substrate.
  • the sustaining voltage is applied to the bulk sustain and row scan electrodes on the top substrate.
  • the gas discharge takes place between the row scan and bulk sustain electrodes on the top viewing substrate.
  • the two-electrode columnar discharge AC plasma display panel is an opposite discharge display with the sustaining voltage being applied to the two opposite top and bottom electrodes.
  • the discharge takes place between these two opposing electrodes and in between the opposing top and bottom substrates.
  • PDP multi-color columnar discharge
  • phosphor stripes or layers are deposited along the barrier walls on the bottom substrate adjacent to and extending in the same direction as the bottom electrode. The discharge between the two opposite electrodes generates electrons and ions that bombard and deteriorate the phosphor thereby shortening the life of the phosphor and the PDP.
  • the sustaining voltage and resulting gas discharge occurs between the electrode pairs on the top or front viewing substrate above and remote from the phosphor on the bottom substrate.
  • This separation of the discharge from the phosphor prevents electron bombardment and deterioration of the phosphor deposited on the walls of the barriers or in the grooves (or channels) on the bottom substrate adjacent to and/or over the third (data) electrode. Because the phosphor is spaced from the discharge between the two electrodes on the top substrate, the phosphor is not subject to electron bombardment as in a columnar discharge PDP.
  • each light emitting pixel or cell is defined by the gas discharge between two electrodes on the top substrate.
  • the pixels may be called sub-pixels or sub-cells. Photons from the discharge of an ionizable gas at each pixel or sub-plxel excite a photoluminescent phosphor that emits red, blue, or green light.
  • each light emitting pixel Is defined by a gas discharge between a bottom or rear electrode x and a top or front opposite electrode y, each cross-over of the two opposing arrays of bottom electrodes x and top electrodes y defining a pixel or cell.
  • the three-electrode multi-color surface discharge AC plasma panel structure is widely disclosed in the prior art including US Patents 5,661,500 and 5,674,553 , both Issued to Dr. Tsutae Shinoda et al of Fujitsu Limited; US Patent 5,745,086 issued to Dr. Larry F. Weber of Plasmaco and Matsushita; and US Patent 5,736,815 issued to Dr. Kimio Amemiya of Pioneer Electronic Corporation.
  • the multi-color columnar discharge PDP with phosphors has not been successfully commercialized in the PDP industry.
  • the multi-color surface discharge PDP has been successfully commercialized and is presently been widely manufactured by a number of firms.
  • This invention is directed to the Simultaneous Addressing and Sustaining (SAS) of a surface discharge PDP having three or more electrodes of the type disclose by Shinoda et al, Weber, Amemlya, and others. This intention is also directed to the reduction of the false contour including motion and visual artifacts in a surface discharge PDP.
  • SAS Simultaneous Addressing and Sustaining
  • JP 2004 265281 A (MATSUSHITA ELECTRIC INO CO LTD), 28 September 2001 (2001-09-28).
  • This reference discloses a system wherein the order of application of subfields of the frame is the same for the groups of electrodes. See Figure 5 .
  • the reference further discloses a reset applied to each section comprising a ramp voltage with a slow rise time In order to uniform wall charges and produce low amount of light.
  • Each group of sustained and scan electrodes share the same data electrodes (see Figure 1 ).
  • JP 11 045070 A (MITSUBISHI ELECTRIC CORP), 16 February 1999 (1999. 02-16). This reference discloses the improvement of the false contour effect.
  • WO 01/82282 discloses a method of driving a plasma display panel having susatin/scan and sustain electrodes arranged parallel with one another, and data electrodes arranged generally orthogonal to the sustain/scan and sustain electrodes.
  • US 2002/0008678 discloses a plasma display panel having two or more drive blocks, each independently driving a segment of a plasma display screen.
  • TABLE I presents a comparison and overview of the two-electrode multi-color columnar discharge PDP structure versus the three-electrode multi-color surface discharge PDP structure at a sustain frequency of 30 kHz and a gas mixture containing less than 6% xenon.
  • Phosphor cannot cover electrode at discharge sites on the bottom substrate. Will decrease life of phosphor and panel Forgiving: Phosphor entirely covers the electrode on the bottom substrate.
  • the three electrode surface discharge PDP superiority over the two-electrode columnar discharge PDP includes lower power, longer life, greater contrast, lower peak discharge current, higher luminance (brightness), and higher luminous efficiency.
  • the high peak discharge current of columnar discharge greatly adds to the costs of the electronic circuitry.
  • the phosphor In a columnar discharge structure, the phosphor must be precisely deposited and cannot cover electrode discharge sites on the back substrate without further decreasing phosphor life. There is little or no forgiveness in deposition of the phosphor. It may also be necessary to use an overcoat such as magnesium oxide to protect the phosphor from discharge ion bombardment. However, a protective overcoat decreases light output from the phosphor. A protective phosphor overcoat is not used or required in the manufacture of a surface discharge display structure.
  • the surface discharge PDP structure is also much less sensitive than columnar discharge to variations In the gas discharge gap between the back and front substrates, In a columnar discharge PDP structure, the gap must be precisely controlled to avoid variations and distortions in luminance and chromaticity.
  • a basic electronics architecture for addressing and sustaining a surface discharge AC plasma display Is called Address Display Separately (ADS).
  • the ADS architecture is disclosed in a number of Fujitsu patents including US Patents 5,541,618 and 5,724,054 , issued to Shinoda of Fujitsu Ltd., Kawasaki, Japan. Also see US Patent 5, 446,344 issued to Yoshikazu Kanazawa of Fujitsu and US Patent 5,661,500 issued to Shinoda et al referenced above.
  • ADS has become a basic electronic architecture widely used in the AC plasma display industry.
  • Fujitsu ADS architecture is commercially used by Fujitsu and is also widely used by competing manufacturers including Matsushita and others.
  • ADS is disclosed in US Patent 5,745,086 issued to Weber of Plasmaco and Matsushita. See Figures 2,3 ,11, of Weber 086.
  • the ADS method of addressing and sustaining a surface discharge display as disclosed in US Patents 5,541,618 and 5,724,054 issued to Shinoda of Fujitsu sustains the entire panel (all rows) after the addressing of the entire panel. Thus the addressing and sustaining are done separately and are not done simultaneously as in the practice of this invention.
  • AWD Address While Display
  • the AWD electronics architecture was first used during the 1970s and 1980s for addressing and sustaining monochrome PDP.
  • the addressing (write and/or erase pulses) are interspersed with the sustain waveform and may include the incorporation of address pulses onto the sustain waveform.
  • Such address pulses may be on top of the sustain and/or on a sustain notch or pedestal. See for example US Patent 3,801,861 issued to Petty et al and US Patent 3,803,449 issued to Schmersal.
  • Figures 1 and 3 of the Shinoda 054 ADS patent discloses AWD architecture as prior art.
  • AWD electronics architecture for addressing and sustaining monochrome PDP has also been adopted for addressing and sustaining multi-color PDP.
  • Samsung Display Devices Co., Ltd. has disclosed AWD and the superimpose of address pulses with the sustain pulse. Samsung specifically labels this as address while display (AWD). See High-Lurninance and High-Contrest HDTV PDP with Overlapping Driving Scheme, J. Ryeom et al, pages 743 to 746, Proceedings of the Sixth International Display Workshops, IDW 99, December 1-3,1999, Sendai, Japan .
  • AWD is also disclosed in US Patent 6,208,081 issued to Yoon-Phil Eo and Jeong-duk Ryeom of Samsung.
  • LG Electronics Inc. has disclosed a variation of AWD with a Multiple Addressing in a Single Sustain (MASS) in US Patent 6,198,476 issued to Jin-Won Hong et al of LG Electronics. Also see US Patent 5,914,563 issued to Eun-Cheol Lee et al of LG Electronics.
  • JP 2001 265281 A MATSUSHITA ELECTRIC
  • JP 11 045070 A MITSUBISHI ELECTRIC
  • JP 10 149132 A MITSUBISHI ELECTRIC
  • MAEDA T et al "11.3 A DELTA-NABLA STRUCTURE PDP with reduced number of data electrodes and its 51-contiguous-subfield drive” SID, vol XXXIV, 2003, pages 144-147 , XP 007008217.
  • the present SAS invention offers a unique electronic architecture which is different from prior art columnar discharge and surface discharge electronics architectures including ADS, AWD, and MASS and offers important advantages as discussed herein.
  • the present invention provides a method for driving a plasma display panel having parallel scan and sustain row electrodes and data column electrodes wherein the display lines defined by adjacent scan and sustain electrodes are arranged into several groups and wherein each frame is subdivided into subfields, each subfield consecutively consists of a reset period wherein a ramp-up and ramp-down reset waveform is applied, and an address period wherein a scan/address waveform is applied and a sustain period wherein alternately sustain pulses are applied; the method comprising:
  • the present invention also provides a surface discharge AC plasma display having row scan, bulk sustain, and column data electrodes, said display being divided into a plurality of sections S 1 , S 2 , S n , each section having a predetermined number of bulk sustain electrodes and row scan electrodes, and electronic circuitry for simultaneously addressing and sustaining at least two different sections of the AC plasma display, each frame being subdivided into subfields, each subfield consecutively consisting of a reset period wherein a ramp-up and ramp-down reset waveform is applied, and an address period wherein a scan/address waveform is applied and a sustain period wherein alternately sustain pulses are applied, the starting point of each subfield being shifted in time such that the ramp-up reset of a second group (S2) occurs at the same time as the address period of the immediately preceding group (S1) and the ramp-down reset period and address period of the second group (S2) occur also at the same time as the same time as the sustain period of the immediately preceding group (S1).
  • Each of the sections S1 and S2 may be sustained with a different number of sustains per subfield.
  • each of the sections S 1 and S 2 may be sustained with the same number of sustains per subfield.
  • the simultaneous addressing and sustaining may be in combination with an architecture for reducing false contour including the reduction of motion and visual artifacts in the surface discharge AC plasma display.
  • the invention may use a CLEAR architecture for the reduction of false contour including motion and visual artifacts, said architecture comprising the witting of pixels followed by selective erase.
  • the reset voltage applied to each section may comprise a ramp voltage with a positive or negative slope so as to provide a uniform wall charge at all pixels in the PDP.
  • the ramp voltage may have a slow rise time.
  • the reset ramp voltage may have a rise time below 2 volts per microsecond.
  • the invention may be such that the sections being simultaneously addressed and sustained share column data electrodes.
  • the invention may be such that the simultaneous addressing and sustaining is interlaced such that one pair of row scan and bulk sustain electrodes are addressed and an adjacent pair of row scan and bulk sustain electrodes are simultaneously sustained.
  • the invention may be such that the row scan and bulk sustain electrodes of the section that is being sustained have a reference voltage which is offset from the voltages applied to the column data electrodes for the simultaneous addressing of another section.
  • the row scan and bulk sustain electrodes of one section that is being sustained may have a reference voltage which is offset from the voltages applied to the column data electrodes for the addressing of another section such that the addressing does not electrically interact with the row scan and bulk sustain electrodes of the section which is being sustained.
  • a frame or a field of picture data is divided into subfields.
  • Each subfield is typically composed of a reset period, an addressing period, and a number of sustains.
  • the number of sustains in a subfield corresponds to a specific gray scale weight. Pixels that are selected to be "on” in a given subfield will be illuminated proportionally to the number of sustains in the subfield. In the course of one frame, phosis may be selected to be “on” or “off” for the various subfields.
  • a gray scale image is realized by integrating in time the various "on” and "off" pixels of each of the subfields.
  • Addressing is the selective application of data to individual pixels. It includes the writing or erasing of individual pixels.
  • Reset is a voltage pulse which forme wall charges to enhance the addressing of a pixel. It can be of various waveform shapes and voltage amplitudes including fast or slow rise time voltage ramps and exponential volage pulses.
  • a reset is typically used at the start of a frame before the addressing of a section. A most may also be used before the addressing period of a subsequent subfield.
  • this SAS invention may be such that, there is applied a slow rise time or slow ramp reset voltage.
  • slow rise time or slow ramp voltage is a bulk address commonly called a reset pulse with a positive or negative slope so as to provide a uniform wall charge at all pixels in the PDP.
  • slow ramp reset voltages below 2 volts per microsecond, for example about 1 to 1.5 volts per microsecond without decreasing the number of PDP rows, without decreasing the number of sustain pulses or without decreasing the number of subfields.
  • the prior art discloses slow rise slopes or ramps for the addressing of AC plasma displays.
  • the early patents include US Patents 4,063,131 and 4,087,805 issued to John Miller of Owens-Illinois; US 4,087,807 issued to Joseph Miavecz of Owens-Illinois; and US Patents 4,611,203 and 4,683,470 Issued to Tony Criscimagna et al of IBM.
  • the present SAS invention allows for a ramp reset cycle time up to 1000 microseconds (one millisecond) or more depending upon the display panel resolution. For a display panel resolution of 1080 row scan electrodes, the SAS invention allows for a ramp reset cyde time up to 800 microseconds without decreasing the number of sustains and/or sub fields as required in the prior art.
  • this SAS invention allows a ramp reset cycle time up to 1000 microseconds.
  • Habino et al specifies a reset voltage rise slope of no more than 9 volts per microsecond. Because the entire reset cycle time of Habino et al. is a maximum of 360 microseconds, It is not feasible for Habino et al to use a reset ramp slope of 1.5 volts per microsecond without also decreasing the maximum or peak voltage amplitude of the reset voltage below the amplitude required for reliable discharge and stable addressing.
  • the practice of the present SAS invention allows for the use of a reset ramp slope of 1 to 1.5 volts per microsecond at the maximum reset voltage amplitude required for reliable discharge and stable addressing.
  • a ramp reset cycle time 800 microseconds
  • a display resolution 1080 row scan electrodes
  • a reset voltage rise slope 1 to 1.5 volts per micro second.
  • the resolutions typically contemplated in the practice of this invention are 480, 600, 768, 1024, 1080, and 1200 row scan electrodes which are currently used in the PDP industry. However, other resolutions may be used.
  • SAS allows for simultaneous addressing and sustaining thereby providing more time within the frame for other waveform operations.
  • ADS architecture of Fujitsu allocates 75 percent of the frame time for addressing and 25 percent for sustaining.
  • SAS Because both the addressing and sustaining are completed in 75 percent of the available frame time, SAS has 25% remaining frame time.
  • SAS has the ability to do 12 to 17 sub-fields for panel resolutions up to 768 row scan electrodes and 10 to 12 sub-fields for resolutions of 1080 row scan electrodes without using dual scan.
  • slow reset ramp can also be used with SAS.
  • the slow ramp reset can be tailored to ramp slopes of 1.5 microseconds per volt or less which greatly minimizes background glow. This is not possible with the ADS approach of Fujitsu.
  • SAS also provides for a more uniform contrast ratio, better wall charge profile and improved addressing stability.
  • the PDP may be physically divided into at least two sections with each section being addressed by separate electronics. This was first disclosed in US Patents 4,233,623 and 4,320,418 issued to Dr. Thomas J. Pavliscak. It is also disclosed in US Patent 5,914,563 issued to Eun-Cheol Lee et al of LG Electronics.
  • SAS allows for the addressing of high resolution AC plasma displays with 10 to 12 sub-fields at a high resolution of 1080 row scan electrodes without dual scan.
  • the PDP industry has used various architectures including methods and electronic circuitry to reduce false contours including motion and visual artifacts in a PDP display.
  • CLEAR for the reduction of false contour and related problems.
  • SAS architecture can be combined with CLEAR or like techniques for the reduction of false contour including motion and visual artifacts.
  • CLEAR European Patent Application EP 1 020 838 A1 by Tokunaga et al of Pioneer and EP 1022714A2 by Shigeta et al.
  • the CLEAR technique uses an algorithm and waveform to provide ordered dither gray scale in small increments with few motion or visual artifacts. CLEAR comprises turning on pixels followed by selective erase.
  • the SAS architecture may be used with a number of other techniques for reducing false contour including motion and visual artifacts.
  • the following prior art discloses techniques for reducing false contour including visual and motion artifacts.
  • FIG 1 shows an AC gas discharge plasma display panel with a surface discharge structure 10 similar to the surface discharge structure illustrated and described in Figure 2 of US Patent 5,661,500 (Shinoda et al. ) which is cited above.
  • the panel structure 10 has a bottom or rear glass substrate 11 with column data electrodes 12, barriers 13, and phosphor 14R, 14G, 14B.
  • Each barrier 13 comprises a bottom portion 13A and a top portion 13B.
  • the top portion 13B is dark or black for increased contrast ratio.
  • the bottom portion 13A may be translucent, opaque, dark, or black.
  • the top substrate 15 Is transparent glass for viewing and contains y row scan (or sustain) electrodes 18A and x bulk sustain electrodes 188, dielectric layer 16 covering the electrodes 18A and 18B, and a magnesium oxide layer 17 on the surface of dielectric 16.
  • the magnesium oxide is for secondary electron emission and helps lower the overall operating voltage of the display.
  • a plurality of channels 19 are formed by the barriers 13 containing the phosphor 14.
  • an ionizable gas mixture is introduced Into the channels 19. This is typically a Penning mixture of the rare gases. Such gases are well known in the manufacture and operation of gas discharge displays.
  • each electrode 12 on the bottom substrate 11 is called a column data electrode.
  • the y electrode 18A on the top substrate 15 is the row scan (or sustain) electrode and the x electrode 18B on the top substrate 15 is the bulk sustain electrode.
  • a pixel or sub-pixel is defined by the three electrodes 12, 18A, and 18B.
  • the gas discharge is initiated by voltages applied between a bottom column data electrode 12 and a top y row scan electrode 18A. The sustaining of the resulting discharge is done between an electrode pair of the top y row scan electrode 18A and a top x bulk sustain electrode 18B.
  • Each pair of the y and x electrodes is a row.
  • Phosphor 14R emits red luminance when excited by photons from the gas discharge within the plasma panel.
  • Phosphor 14G emits green luminance when excited by photons from the gas discharge within the plasma panel.
  • Phosphor 14B emits blue luminance when excited by photons for the gas discharge within the plasma panel.
  • the y row scan (or sustain) electrode 18A and the x bulk sustain electrode 18B may each be a transparent material such as tin oxide or Indium tin oxide (ITO) with a conductive thin strip, ribbon or bus bar along one edge.
  • the thin strip may be any conductive material including gold, silver, chrome-copper-chrome, or like material. Both pure metals and alloys may be used. This conductive strip is illustrated in Figure 2 of Shinoda 500.
  • Split or divided electrodes connected by cross-overs may also be used for x and y for example as disclosed in US Patent 3,603,836 issued to John Grier.
  • a split electrode structure may also be used for the column data electrodes.
  • the column data electrodes may be of different widths for each R, G, B phosphor as disclosed in US Patent 6,034,657 issued to Tokunaga et al of Pioneer.
  • Electrode arrays on either substrate are shown in Figure 1 as orthogonal, but may be of any suitable pattern including zig-zag or serpentine.
  • each pixel or sub-pixel defined by a three-electrode surface discharge structure
  • this invention may also be used with surface discharge structures having more than three distinct electrodes, for example more than two distinct electrodes on the top substrate and/or more than one distinct electrode on the bottom substrate.
  • some surface discharge structures have been described with four or more electrodes including three or more electrodes on the front substrate.
  • FIG 2 shows a Simultaneous Address and Sustain (SAS) waveform for the practice of this invention with a surface discharge AC plasma display for example a PDP as illustrated in Figure 1 .
  • SAS Simultaneous Address and Sustain
  • Figure 2 shows SAS waveforms with Phases 1, 2, 3, 4, 5, 6 for the top row scan electrode y and the top bulk sustain electrode x.
  • the scan row electrode y corresponds to electrode 18A in Figure 1 .
  • the bulk sustain electrode x corresponds to electrode 18B In Figure 1 .
  • Phases 1 and 6 of Figure 2 the sustaining pulse for the electrodes x and y Is shown.
  • the data electrode CD (element 12 in Figure 1 ) is simultaneously addressing another section of the display as shown in Figure 3 which is not being sustained .
  • the bottom column data electrode CD is positively offset during sustain, and simultaneous operations are not allowed.
  • Phase 2 of Figure 2 is the priming phase for the up ramp reset.
  • a reset pulse conditions both the on and off pixels to the same wall charge. It provides a uniform wall charge to all pixels.
  • A is a sustain pulse that is narrower in length than the previous sustain pulses. Its function is to sustain the on pixels and immediately extinguish them. It is sufficiently narrow (typically 1 microsecond or less) to prevent wall charges from accumulating. This narrow pulse causes a weak discharge and may be at higher voltages relative to other sustain pulses in the system. Alternately, a wider pulse with a lower voltage than "G" may be used.
  • G is the highest and most positive amplitude of the sustain.
  • F is the lowest and most negative amplitude of the sustain.
  • H is a period of time sufficient to allow the ramp to take advantage of the priming caused by the narrow sustain pulse and erase.
  • Phase 3 of Figure 2 is the up ramp reset. Because of the SAS architecture, B can be made to ramp slower than prior art architecture (without Implementing dual scan). This allows for uniform wall charge deposition. It also reduces background glow and increases the addressing voltage window. K is the Idle time before negative ramp reset
  • Phase 4 of Figure 2 is the down ramp reset. If necessary, C and D may be combined to provide a weak discharge. If the up ramp B is slow enough, D may not be needed and C can have an RC slope, where R is the resistance of the electronic circuitry and C is the capacitance of the AC plasma display panel. A weak discharge caused by B or the combination of C and D will further insure a uniform wall charge profile for the various pixel or sub-pixel sites. I is the idle time before addressing.
  • Phase 5 of Figure 2 shows the addressing of the row scan electrode y.
  • the row addressing voltage is at an amplitude level sufficiently high to preserve the negative wall charge put on the pixel by the reset pulses of Phases 3 and 4.
  • the row scan electrode y is selectively adjusted so that it may be selectively addressed by the bottom column data electrode CD.
  • J is the idle time before sustaining.
  • the bulk sustain electrode x has a positive voltage applied throughout the addressing phase to induce charge transport between the pair of electrodes x and y which are sustained after the addressing discharge has taken place.
  • Figure 3 shows the SAS waveform of Figure 2 being used to address and sustain different Sections S1 and S2 of a surface discharge AC plasma display.
  • the waveform for S1 is simultaneously addressing while the waveform for S2 is sustaining.
  • Each waveform for the two Sections S1 and S2 is a repeat of the SAS waveform described in Figure 2 , but each is out of phase with respect to the other as illustrated in Figure 3 .
  • the waveform of Figure 4 may also be used for addressing one section S 1 while another section S 2 is simultaneously being sustained.
  • the sections S 1 and S 2 may be sustained with the same number of sustains per subfield or with a different number of sustains per subfield.
  • Table II there is presented a 10 subfield example using the waveform of Figure 4 with the same number of sustains in each subfield for Section 1 and Section 2.
  • Table II Subfield 1 2 3 4 5 6 7 8 9 10 # sustains S 1 96 96 96 96 64 32 16 8 4 2 # sustains S 2 96 96 96 64 32 16 8 4 2
  • Table III shows one subfield within the frame.
  • Table III Subfield 1 S 1 Reset Address 96 Sustain S 2 Reset Address 96 Sustain
  • Table IV shows 10 subfields with a different number of sustains in each subfield for S 1 and S 2 Table IV Subfield 1 2 3 4 5 6 7 8 9 10 # sustain S 1 96 96 96 96 64 32 16 8 4 2 # sustain S 2 2 4 8 16 32 64 96 96 96 96 96 96 96 96
  • Table V shows one subfield within the frame.
  • Table V Subfield 1 S 1 Reset Address 96 Sustain S 2 Reset Address 2 Sustain
  • the waveforms of Figures 2 , 3 , and 4 may be implemented with the Block Diagram Circuitry of Figure 5 .
  • FIG. 5 is an electronics circuitry block diagram for Simultaneous Address and Sustain (SAS) of a surface discharge AC plasma display such as shown in Figure 1 .
  • SAS Simultaneous Address and Sustain
  • FIG. 5 shows the practice of this invention on a surface discharge AC plasma display panel (PDP) 50 subdivided into n sections 50A, 50B, 50C, 50n.
  • each section has at least four pairs of parallel top electrodes y and x where y is the row scan electrode and x is the bulk sustain electrode.
  • each section of the PDP in Figure 5 is shown with four pairs of parallel top electrodes y and x, each section may contain more than four pairs.
  • the sections are typically without blank spacing between sections as shown in Figure 5 . The blank spacing is used to illustrate that the sections are separate and distinct.
  • Each PDP section in Figure 5 also has a number of Column Data Electrodes CD, which are connected to Column Data Electronic Circuitry 57.
  • the CD electrodes are the same as the electrodes 12 in Figure 1 .
  • the electrodes x and y are the same as electrodes 18B and 18A, respectively, in Figure 1 .
  • Figure 5 shows an embodiment in which y Addressing Circuitry and y Sustainer Circuitry for the Row Scan electrodes y is separately provided for each of the Sections 50A, 50B, 50C, and 50n.
  • Addressing Circuitry 66A and y Sustain Section I Circuitry 65A are connected to the Scan Electrodes y of Section 50A.
  • the x Sustainer Section I Circuitry 61 A is connected to the Sustain Electrode x of Section 50A. This address and sustain circuitry is repeated for y and x for Sections 50 B, 50C and 50n.
  • the y Addressing Circuitry and y Sustain Circuitry of each section works with the x Sustain Circuitry of each section to address and sustain each unique section of the PDP 50.
  • Section 50A, 50B, 50C, 50n each being comprised of one or more y scan electrode-x sustain electrode pairs.
  • Figure 5 shows an embodiment In which pairs of y scan electrode-x sustain electrodes of a given section are adjacent to each other on the PDP. This method will also work if scan electrode-sustain electrode pairs of a given section are not adjacent to each other, but are interlaced throughout the display.
  • This invention as illustrated herein allows for a larger number of sustain cycles per frame. This allows for a brighter display or alternatively more subfields per display. This also improves the PDP operating margin (window) due to more time allowed for the various overhead functions.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Control Of Gas Discharge Display Tubes (AREA)

Claims (12)

  1. Procédé d'attaque d'un panneau d'affichage à plasma ayant des électrodes de lignes de balayage et d'entretien parallèles et des électrodes de colonnes de données, dans lequel les lignes d'affichage définies par des électrodes de balayage et d'entretien adjacentes sont disposées en plusieurs groupes et dans lequel chaque trame est subdivisée en des champs secondaires, chaque champ secondaire étant consécutivement constitué d'une période de réinitialisation dans laquelle est appliquée une forme d'onde de réinitialisation à rampe montante et à rampe descendante, d'une période d'adresse dans laquelle une forme d'onde de balayage/adresse est appliquée et d'une période d'entretien dans laquelle des impulsions d'entretien de façon alternée sont appliquées ;
    le procédé consistant à :
    décaler dans le temps le point de départ d'un champ secondaire de telle façon que la période de réinitialisation à rampe montante d'un second groupe (S2) se produise en même temps que la période d'adresse du groupe immédiatement précédent (S1) et que la période de réinitialisation à rampe descendante et que la période d'adresse du second groupe (S2) se produisent également en même temps que la période d'entretien du groupe immédiatement précédent (S1).
  2. Affichage à plasma à courant alternatif de décharge de surface comportant des électrodes de balayage de lignes, d'entretien global et de données de colonnes, ledit affichage étant divisé en une pluralité de sections S1, S2, Sn, chaque section ayant un nombre prédéterminé d'électrodes d'entretien global et d'électrodes de balayage de lignes, et des circuits électroniques destinés à l'adressage et à l'entretien simultanés dans deux sections différentes de l'affichage à plasma à courant alternatif, chaque trame étant subdivisée en des champs secondaires, chaque champ secondaire étant consécutivement constitué d'une période de réinitialisation dans laquelle est appliquée une forme d'onde de réinitialisation à rampe montante et à rampe descendante, d'une période d'adresse dans laquelle est appliquée une forme d'onde de balayage/adresse et d'une période d'entretien dans laquelle des impulsions d'entretien sont appliquées de façon alternée, le point de départ de chaque champ secondaire étant décalé dans le temps de telle façon que la réinitialisation à rampe montante d'un second groupe (S2) se produise en même temps que la période d'adresse du groupe immédiatement précédent (S1) et que la période de réinitialisation à rampe descendante et que la période d'adresse du second groupe (S2) se produisent également en même temps que la période d'entretien du groupe immédiatement précédent (S1).
  3. Invention selon la revendication 2, dans laquelle chacune des sections S1 et S2 est entretenue avec un nombre différent d'entretiens par champ secondaire.
  4. Invention selon la revendication 2, dans laquelle chacune des sections S1 et S2 est entretenue avec le même nombre d'entretiens par champ secondaire.
  5. Invention selon la revendication 2, dans laquelle l'adressage et l'entretien simultanés sont combinés avec une architecture destinée à réduire des contours erronés, cela comprenant la réduction du mouvement et d'artefacts visuels dans l'affichage à plasma à courant alternatif de décharge de surface.
  6. Invention selon la revendication 5, dans laquelle on utilise une architecture CLEAR pour la réduction des faux contours, cela comprenant des artefacts de mouvement et visuels, ladite architecture comprenant l'écriture de pixels suivie d'un effacement sélectif.
  7. Invention selon la revendication 2, dans laquelle la tension de réinitialisation appliquée à chaque section comprend une tension de rampe ayant une pente positive ou négative de façon à produire une charge de paroi uniforme sur tous les pixels du panneau d'affichage à plasma (PDP).
  8. Invention selon la revendication 7, dans laquelle la tension de rampe a un faible temps de montée.
  9. Invention selon la revendication 7, dans laquelle la tension de rampe de réinitialisation a un temps de montée inférieur à 2 volts par microseconde.
  10. Invention selon la revendication 2, dans laquelle les sections qui sont adressées et entretenues simultanément partagent des électrodes de données de colonnes communes.
  11. Invention selon la revendication 2, dans laquelle l'adressage et l'entretien simultanés sont entrelacés de telle façon qu'une paire d'électrodes de balayage de lignes et d'entretien global soient adressées et qu'une paire adjacente d'électrodes de balayage de lignes et d'entretien global soient entretenues simultanément.
  12. Invention selon la revendication 2, dans laquelle les électrodes de balayage de lignes et d'entretien global de la section qui est soumise à un entretien ont une tension de référence qui est décalée par rapport aux tensions appliquées aux électrodes de données de colonnes pour l'adressage simultané d'une autre section.
EP05257981A 2005-12-22 2005-12-22 Adressage et support simultanés (SAS) d'un affichage à plasma à courant alternatif de décharge de surface Not-in-force EP1801768B1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP05257981A EP1801768B1 (fr) 2005-12-22 2005-12-22 Adressage et support simultanés (SAS) d'un affichage à plasma à courant alternatif de décharge de surface
AT05257981T ATE488835T1 (de) 2005-12-22 2005-12-22 Sas-adressierung einer ac-plasmaanzeige mit oberflächenentladung
DE602005024849T DE602005024849D1 (de) 2005-12-22 2005-12-22 SAS-Adressierung einer AC-Plasmaanzeige mit Oberflächenentladung

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP05257981A EP1801768B1 (fr) 2005-12-22 2005-12-22 Adressage et support simultanés (SAS) d'un affichage à plasma à courant alternatif de décharge de surface

Publications (2)

Publication Number Publication Date
EP1801768A1 EP1801768A1 (fr) 2007-06-27
EP1801768B1 true EP1801768B1 (fr) 2010-11-17

Family

ID=36407975

Family Applications (1)

Application Number Title Priority Date Filing Date
EP05257981A Not-in-force EP1801768B1 (fr) 2005-12-22 2005-12-22 Adressage et support simultanés (SAS) d'un affichage à plasma à courant alternatif de décharge de surface

Country Status (3)

Country Link
EP (1) EP1801768B1 (fr)
AT (1) ATE488835T1 (fr)
DE (1) DE602005024849D1 (fr)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001082282A1 (fr) * 2000-04-20 2001-11-01 Rutherford James C Procede d'excitation d'un panneau d'affichage a plasma
US20020008678A1 (en) * 2000-07-19 2002-01-24 Rutherford James C. Block driver circuit for plasma display panel

Family Cites Families (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3559190A (en) 1966-01-18 1971-01-26 Univ Illinois Gaseous display and memory apparatus
BE755591Q (fr) 1967-11-24 1971-02-15 Owens Illinois Inc Dispositif de memorisation et de reproduction a decharges gazeuses et son mode de fonctionnement
US3603836A (en) 1969-04-02 1971-09-07 John D Grier Conductor configurations for discharge panels
US3803449A (en) 1971-05-03 1974-04-09 Owens Illinois Inc Method and apparatus for manipulating discrete discharge in a multiple discharge gaseous discharge panel
BE789980A (fr) 1971-10-12 1973-04-12 Owens Illinois Inc Forme d'onde de commande amelioree pour un panneau d'indication/memorisation a decharges gazeuses
US4087805A (en) 1976-02-03 1978-05-02 Owens-Illinois, Inc. Slow rise time write pulse for gas discharge device
US4063131A (en) 1976-01-16 1977-12-13 Owens-Illinois, Inc. Slow rise time write pulse for gas discharge device
US4087807A (en) 1976-02-12 1978-05-02 Owens-Illinois, Inc. Write pulse wave form for operating gas discharge device
US4233623A (en) 1978-12-08 1980-11-11 Pavliscak Thomas J Television display
US4320418A (en) 1978-12-08 1982-03-16 Pavliscak Thomas J Large area display
US4611203A (en) 1984-03-19 1986-09-09 International Business Machines Corporation Video mode plasma display
US4683470A (en) 1985-03-05 1987-07-28 International Business Machines Corporation Video mode plasma panel display
JP3259253B2 (ja) 1990-11-28 2002-02-25 富士通株式会社 フラット型表示装置の階調駆動方法及び階調駆動装置
EP0554172B1 (fr) 1992-01-28 1998-04-29 Fujitsu Limited Dispositif d'affichage à plasma en couleurs du type à décharge de surface
US5793158A (en) 1992-08-21 1998-08-11 Wedding, Sr.; Donald K. Gas discharge (plasma) displays
US5828356A (en) 1992-08-21 1998-10-27 Photonics Systems Corporation Plasma display gray scale drive system and method
JP2772753B2 (ja) 1993-12-10 1998-07-09 富士通株式会社 プラズマディスプレイパネル並びにその駆動方法及び駆動回路
US6025818A (en) 1994-12-27 2000-02-15 Pioneer Electronic Corporation Method for correcting pixel data in a self-luminous display panel driving system
JP3655947B2 (ja) 1995-07-19 2005-06-02 パイオニア株式会社 面放電型プラズマディスプレイパネル
US5745086A (en) 1995-11-29 1998-04-28 Plasmaco Inc. Plasma panel exhibiting enhanced contrast
KR100217133B1 (ko) 1996-09-03 1999-09-01 구자홍 플라즈마 디스플레이 판넬
JPH1098662A (ja) 1996-09-20 1998-04-14 Pioneer Electron Corp 自発光表示器の駆動装置
US6198476B1 (en) 1996-11-12 2001-03-06 Lg Electronics Inc. Method of and system for driving AC plasma display panel
JP3792323B2 (ja) * 1996-11-18 2006-07-05 三菱電機株式会社 プラズマディスプレイパネルの駆動方法
JP3512308B2 (ja) 1996-12-27 2004-03-29 パイオニア株式会社 プラズマディスプレイパネル
JP3689519B2 (ja) 1997-02-04 2005-08-31 パイオニア株式会社 プラズマディスプレイパネルの駆動装置
WO1998044479A1 (fr) 1997-03-31 1998-10-08 Matsushita Electric Industrial Co., Ltd. Procede de visualisation du premier plan d'images et dispositif connexe
JPH1145070A (ja) * 1997-07-25 1999-02-16 Mitsubishi Electric Corp プラズマディスプレイパネルおよびその駆動方法
JP3423865B2 (ja) 1997-09-18 2003-07-07 富士通株式会社 Ａｃ型ｐｄｐの駆動方法及びプラズマ表示装置
KR100347586B1 (ko) * 1998-03-13 2002-11-29 현대 프라즈마 주식회사 교류형플라즈마디스플레이패널구동방법
US6097368A (en) 1998-03-31 2000-08-01 Matsushita Electric Industrial Company, Ltd. Motion pixel distortion reduction for a digital display device using pulse number equalization
DE69914593T2 (de) 1998-04-17 2004-12-16 Matsushita Electric Industrial Co., Ltd., Kadoma Verfahren und vorrichtung zur korrektur von falschen konturen
EP0978816B1 (fr) 1998-08-07 2002-02-13 Deutsche Thomson-Brandt Gmbh Procédé et dispositif de traitement d'images vidéo, en particulier pour la compensation de l'effet de faux contours
EP0978817A1 (fr) 1998-08-07 2000-02-09 Deutsche Thomson-Brandt Gmbh Procédé et appareil pour le traitement d'images vidéo, en particulier pour la compensation de l'effet de faux contours
CN100530296C (zh) 1998-11-13 2009-08-19 松下电器产业株式会社 高分辨率高亮度的等离子体显示板及其驱动方法
EP1020838A1 (fr) 1998-12-25 2000-07-19 Pioneer Corporation Procédé de commande d'un panneau d'affichage à plasma
EP1022714A3 (fr) 1999-01-18 2001-05-09 Pioneer Corporation Méthode de commande pour un panneau d'affichage à plasma
KR100373726B1 (ko) 1999-02-27 2003-02-25 삼성에스디아이 주식회사 플라즈마 표시 패널의 구동장치
JP2001265281A (ja) * 2000-03-17 2001-09-28 Matsushita Electric Ind Co Ltd 表示装置およびその駆動方法
JP2002023693A (ja) 2000-07-06 2002-01-23 Pioneer Electronic Corp プラズマディスプレイパネルの駆動方法
EP1256924B1 (fr) 2001-05-08 2013-09-25 Deutsche Thomson-Brandt Gmbh Procédé et appareil pour le traitement d'images vidéo
JP4698076B2 (ja) 2001-07-06 2011-06-08 パナソニック株式会社 プラズマディスプレイパネルの駆動方法
JP2003228319A (ja) 2002-02-01 2003-08-15 Pioneer Electronic Corp ディスプレイパネルの駆動方法
EP1376521A1 (fr) 2002-06-28 2004-01-02 Deutsche Thomson Brandt Traitement d'images vidéo pour la compensation améliorée de l'effet de faux contours dynamique
EP1522964B1 (fr) 2003-10-07 2007-01-10 Thomson Licensing Procédé pour le traitement d'images vidéo pour la compensation de l'effet de faux contours et de la diffusion du bruit
JP2005192190A (ja) 2003-12-01 2005-07-14 Pioneer Plasma Display Corp 動画偽輪郭低減方法、動画偽輪郭低減回路、表示装置及びプログラム
WO2005066925A1 (fr) 2003-12-26 2005-07-21 Matsushita Electric Industrial Co., Ltd. Appareil d'affichage d'image
US7990343B2 (en) 2004-05-18 2011-08-02 Panasonic Corporation False contour reduction device, display device, false contour reduction method, and false contour reduction program

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001082282A1 (fr) * 2000-04-20 2001-11-01 Rutherford James C Procede d'excitation d'un panneau d'affichage a plasma
US20020008678A1 (en) * 2000-07-19 2002-01-24 Rutherford James C. Block driver circuit for plasma display panel

Also Published As

Publication number Publication date
EP1801768A1 (fr) 2007-06-27
DE602005024849D1 (de) 2010-12-30
ATE488835T1 (de) 2010-12-15

Similar Documents

Publication Publication Date Title
US7589697B1 (en) Addressing of AC plasma display
US5107182A (en) Plasma display and method of driving the same
US8044888B2 (en) Surface discharge type plasma display panel divided into a plurality of sub-screens
US6603263B1 (en) AC plasma display panel, plasma display device and method of driving AC plasma display panel
US7307602B1 (en) Plasma display addressing
KR100825344B1 (ko) 표시 디바이스 및 플라즈마 표시 장치
KR20020074371A (ko) 플라즈마 디스플레이 패널의 구동 방법 및 표시 장치
JP2001013913A (ja) 放電式表示装置及びその駆動方法
JPH11238463A (ja) 表示パネル及びその駆動方法
JP3626342B2 (ja) 面放電型プラズマディスプレイパネル
US7456808B1 (en) Images on a display
US20050093776A1 (en) Plasma display device and method for driving same
EP1033740A1 (fr) Panneau plat d'affichage
US7379032B2 (en) Plasma display device
JP2000149797A (ja) プラズマディスプレイパネル及びその表示方法
US8384624B1 (en) Plasma display panel
US20060066522A1 (en) Method for driving plasma display panel and plasma display device
EP1801768B1 (fr) Adressage et support simultanés (SAS) d'un affichage à plasma à courant alternatif de décharge de surface
JPH10301506A (ja) マトリクス型表示装置
US8026907B2 (en) Plasma display device
JP4498597B2 (ja) プラズマディスプレイパネル及びその駆動方法
US7499005B2 (en) Plasma display panel and driving method thereof
JP3442107B2 (ja) 面放電型プラズマディスプレイパネル
EP1178512A2 (fr) Panneau plat d'affichage à plasma avec des électrodes d'entretien commandées
US8154476B2 (en) Plasma display device

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20061026

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA HR MK YU

17Q First examination report despatched

Effective date: 20061207

AKX Designation fees paid

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 602005024849

Country of ref document: DE

Date of ref document: 20101230

Kind code of ref document: P

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20101117

LTIE Lt: invalidation of european patent or patent extension

Effective date: 20101117

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110217

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110317

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110317

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110218

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20101231

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110228

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20110818

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20101222

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20101231

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20101231

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602005024849

Country of ref document: DE

Effective date: 20110818

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20111125

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110117

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110518

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20101222

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20130517

Year of fee payment: 8

Ref country code: DE

Payment date: 20130605

Year of fee payment: 8

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 602005024849

Country of ref document: DE

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20131222

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 602005024849

Country of ref document: DE

Effective date: 20140701

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140701

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131222