EP1801768B1 - SAS Addressing of surface discharge AC plasma display - Google Patents

SAS Addressing of surface discharge AC plasma display Download PDF

Info

Publication number
EP1801768B1
EP1801768B1 EP05257981A EP05257981A EP1801768B1 EP 1801768 B1 EP1801768 B1 EP 1801768B1 EP 05257981 A EP05257981 A EP 05257981A EP 05257981 A EP05257981 A EP 05257981A EP 1801768 B1 EP1801768 B1 EP 1801768B1
Authority
EP
European Patent Office
Prior art keywords
sustain
electrodes
ramp
reset
period
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
EP05257981A
Other languages
German (de)
French (fr)
Other versions
EP1801768A1 (en
Inventor
Carol Ann Wedding
Jeffrey W. Guy
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Imaging Systems Technology Inc
Original Assignee
Imaging Systems Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Imaging Systems Technology Inc filed Critical Imaging Systems Technology Inc
Priority to EP05257981A priority Critical patent/EP1801768B1/en
Publication of EP1801768A1 publication Critical patent/EP1801768A1/en
Application granted granted Critical
Publication of EP1801768B1 publication Critical patent/EP1801768B1/en
Application status is Expired - Fee Related legal-status Critical
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007Display of intermediate tones
    • G09G3/2018Display of intermediate tones by time modulation using two or more time intervals
    • G09G3/2022Display of intermediate tones by time modulation using two or more time intervals using sub-frames
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/292Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for reset discharge, priming discharge or erase discharge occurring in a phase other than addressing
    • G09G3/2927Details of initialising
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/294Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for lighting or sustain discharge
    • G09G3/2948Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for lighting or sustain discharge by increasing the total sustaining time with respect to other times in the frame
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0202Addressing of scan or signal lines
    • G09G2310/0218Addressing of scan or signal lines with collection of electrodes in groups for n-dimensional addressing
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/0238Improving the black level
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/0266Reduction of sub-frame artefacts
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/293Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for address discharge

Description

    INTRODUCTION
  • This invention relates to the simultaneous addressing and sustaining of an AC gas discharge plasma display panel (PDP) that uses a surface discharge structure. This invention comprises a method of operating an AC plasma display by applying selective write and/or selective erase voltages to at least one display section of a surface discharge PDP while at least one other display section of the PDP is being simultaneously sustained. This address and sustain method and architecture is called Simultaneous Address and Sustain (SAS). It Is particularly beneficial and suitable to use SAS in combination with techniques including methods and electronic circuitry to reduce false contour including motion and visual artifacts in a high resolution and high-information content surface discharge AC plasma displays, including high definition television (HDTV).
  • BACKGROUND
  • The PDP industry has used two different AC plasma display panel (PDP) structures, the two-electrode columnar discharge structure and the three-electrode surface discharge structure. The two-electrode columnar discharge display structure is disclosed in US Patent 3,499,167 issued to Baker et al and US Patent 3,559,190 issued to Bitzer et al . The two-electrode columnar discharge structure is also referred to as opposing electrode discharge, twin substrate discharge, or co-planar discharge. In the two-electrode columnar discharge AC plasma display structure, the sustaining voltage is continuously applied between an electrode on a rear or bottom substrate and an opposite electrode on the front or top viewing substrate. The gas discharge takes place between the two opposing electrodes in between the top viewing substrate and the bottom substrate.
  • The columnar discharge structure has been widely used in monochrome AC plasma displays that emit orange or red light from a neon gas discharge. Typically phosphors are not used in such monochrome structures.
  • The present invention relates to a surface discharge AC plasma display panel having a structure with three or more electrodes defining each pixel or cell. In a three-electrode surface discharge AC plasma display, a sustaining voltage is applied between a pair of adjacent parallel electrodes that are on the front or top viewing substrate. These parallel electrodes are called the bulk sustain electrode and the row scan electrode. The row scan electrode is also called a row sustain electrode because of its dual functions of address and sustain, The opposing electrode on the rear or bottom substrate is a column data electrode and is used to periodically address a row scan electrode on the top substrate. The sustaining voltage is applied to the bulk sustain and row scan electrodes on the top substrate. The gas discharge takes place between the row scan and bulk sustain electrodes on the top viewing substrate.
  • As disclosed and illustrated In Baker 167, the two-electrode columnar discharge AC plasma display panel is an opposite discharge display with the sustaining voltage being applied to the two opposite top and bottom electrodes. The discharge takes place between these two opposing electrodes and in between the opposing top and bottom substrates. In a multi-color columnar discharge (PDP) structure as disclosed in US Patent 5,793,158 Issued to Donald K. Wedding , phosphor stripes or layers are deposited along the barrier walls on the bottom substrate adjacent to and extending in the same direction as the bottom electrode. The discharge between the two opposite electrodes generates electrons and ions that bombard and deteriorate the phosphor thereby shortening the life of the phosphor and the PDP.
  • In contrast, in a three-electrode surface discharge AC plasma display panel, the sustaining voltage and resulting gas discharge occurs between the electrode pairs on the top or front viewing substrate above and remote from the phosphor on the bottom substrate. This separation of the discharge from the phosphor prevents electron bombardment and deterioration of the phosphor deposited on the walls of the barriers or in the grooves (or channels) on the bottom substrate adjacent to and/or over the third (data) electrode. Because the phosphor is spaced from the discharge between the two electrodes on the top substrate, the phosphor is not subject to electron bombardment as in a columnar discharge PDP.
  • In a surface discharge PDP, each light emitting pixel or cell is defined by the gas discharge between two electrodes on the top substrate. In a multi-color RGB display, the pixels may be called sub-pixels or sub-cells. Photons from the discharge of an ionizable gas at each pixel or sub-plxel excite a photoluminescent phosphor that emits red, blue, or green light.
  • In a two electrode columnar discharge PDP as disclosed by Wedding 158, each light emitting pixel Is defined by a gas discharge between a bottom or rear electrode x and a top or front opposite electrode y, each cross-over of the two opposing arrays of bottom electrodes x and top electrodes y defining a pixel or cell.
  • The three-electrode multi-color surface discharge AC plasma panel structure is widely disclosed in the prior art including US Patents 5,661,500 and 5,674,553 , both Issued to Dr. Tsutae Shinoda et al of Fujitsu Limited; US Patent 5,745,086 issued to Dr. Larry F. Weber of Plasmaco and Matsushita; and US Patent 5,736,815 issued to Dr. Kimio Amemiya of Pioneer Electronic Corporation.
  • For reasons discussed above and also as presented in TABLE I hereafter, the multi-color columnar discharge PDP with phosphors has not been successfully commercialized in the PDP industry. However, the multi-color surface discharge PDP has been successfully commercialized and is presently been widely manufactured by a number of firms.
  • This invention is directed to the Simultaneous Addressing and Sustaining (SAS) of a surface discharge PDP having three or more electrodes of the type disclose by Shinoda et al, Weber, Amemlya, and others. This intention is also directed to the reduction of the false contour including motion and visual artifacts in a surface discharge PDP.
  • Reference is made to the following prior art, which is relevant to this invention:
  • JP 2004 265281 A (MATSUSHITA ELECTRIC INO CO LTD), 28 September 2001 (2001-09-28). This reference discloses a system wherein the order of application of subfields of the frame is the same for the groups of electrodes. See Figure 5. The reference further discloses a reset applied to each section comprising a ramp voltage with a slow rise time In order to uniform wall charges and produce low amount of light. Each group of sustained and scan electrodes share the same data electrodes (see Figure 1).
  • JP 11 045070 A (MITSUBISHI ELECTRIC CORP), 16 February 1999 (1999. 02-16). This reference discloses the improvement of the false contour effect.
  • JP 10 149132 A (MITSUHISHI ELECTRIC CORP), 2 June 1998 (1998-0602). This reference also discloses the Improvement of the false contour effect.
  • MAEDA, T. ET AL.: "11.3: A Delta-Nabla Structure POP with Reduced Number of Data Electrodes and its 51-Contiguous-Subfield Drive" SID, vol. XXXIV, 2003, pages 144-147, XP00700B217. This reference discloses reducing the number of data electrodes.
  • WO 01/82282 discloses a method of driving a plasma display panel having susatin/scan and sustain electrodes arranged parallel with one another, and data electrodes arranged generally orthogonal to the sustain/scan and sustain electrodes.
  • US 2002/0008678 discloses a plasma display panel having two or more drive blocks, each independently driving a segment of a plasma display screen.
  • TABLE I presents a comparison and overview of the two-electrode multi-color columnar discharge PDP structure versus the three-electrode multi-color surface discharge PDP structure at a sustain frequency of 30 kHz and a gas mixture containing less than 6% xenon. TABLE I AC PLASMA DISPLAY STRUCTURES COLUMNAR DISCHARGE vs SURFACE DISCHARGE Attribute Columnar Discharge Surface Discharge Number of Electrodes 2 3 Phosphor Deposition Unforgiving: Phosphor cannot cover electrode at discharge sites on the bottom substrate. Will decrease life of phosphor and panel Forgiving: Phosphor entirely covers the electrode on the bottom substrate. Will not decrease life of phosphor and panel Number of Bits per Color  @ 640x480 resolution 8 bits 8 bits  @ 1280x1240 pixels 6 bits 8 bits Display Colors @ 1280 x 024 pixels 262,144 16,777,216 Luminance FL @ 30 KHz sustain < 20 > 60 Power, Watts @ 30 KHz sustain  19-21" diagonal 640 x 480 pixels 150-200 W 110W  19-21" diagonal 1280 x 1024 pixels 200 W  25" diagonal 1280 x 1024 pixels 220 W 200 W  30" diagonal 1024 x 768 pixels 350-400 W  42" diagonal 856 x 480 pixels 350 W Luminous Efficiency, Lumens per Watt, at 30 KHz sustain 0.05 to 0.4 1.0 to 1.5 Operating Life in Hours @ 30 KHz sustain and 20% fill factor <2000 >10,000 Contrast Ratio <20:1 >100:1 Peak Discharge Current 4 times Surface Peak Discharge EMI Much higher because of high peak discharge current
  • As summarized in TABLE I, the three electrode surface discharge PDP superiority over the two-electrode columnar discharge PDP includes lower power, longer life, greater contrast, lower peak discharge current, higher luminance (brightness), and higher luminous efficiency. The high peak discharge current of columnar discharge greatly adds to the costs of the electronic circuitry.
  • Surface discharge also has manufacturing advantages over columnar discharge. One of these (phosphor deposition) is listed in TABLE I. The deposition of phosphor in the manufacture of surface discharge Is very forgiving because the phosphor covers the electrodes on the back (bottom) substrate without decreasing panel life.
  • In a columnar discharge structure, the phosphor must be precisely deposited and cannot cover electrode discharge sites on the back substrate without further decreasing phosphor life. There is little or no forgiveness in deposition of the phosphor. It may also be necessary to use an overcoat such as magnesium oxide to protect the phosphor from discharge ion bombardment. However, a protective overcoat decreases light output from the phosphor. A protective phosphor overcoat is not used or required in the manufacture of a surface discharge display structure.
  • The surface discharge PDP structure is also much less sensitive than columnar discharge to variations In the gas discharge gap between the back and front substrates, In a columnar discharge PDP structure, the gap must be precisely controlled to avoid variations and distortions in luminance and chromaticity.
  • PRIOR ART ADDRESSING OF TWO-ELECTRODE MULTI-COLOR COLUMNAR DISCHARGE STRUCTURE
  • In US Patent 5,828,356 , there is disclosed an addressing scheme for an opposite discharge two-electrode multi-color columnar discharge panel structure with an array of bottom electrodes x and an array of top opposite electrodes y, the crossover of each bottom x electrode and each top y electrode defining a pixel. The sustaining voltage is applied to the opposite bottom electrode x and top electrode y with the gas discharge taking place between the electrodes x and y. This patent uses the same electronic architecture as used in the prior art for monochromatic columnar discharge PDP.
  • PRIOR ART ADDRESSING OF MUITI-COLOR SURFACE DISCHARGE STRUCTURE
  • A basic electronics architecture for addressing and sustaining a surface discharge AC plasma display Is called Address Display Separately (ADS). The ADS architecture is disclosed in a number of Fujitsu patents including US Patents 5,541,618 and 5,724,054 , issued to Shinoda of Fujitsu Ltd., Kawasaki, Japan. Also see US Patent 5, 446,344 issued to Yoshikazu Kanazawa of Fujitsu and US Patent 5,661,500 issued to Shinoda et al referenced above. ADS has become a basic electronic architecture widely used in the AC plasma display industry.
  • Fujitsu ADS architecture is commercially used by Fujitsu and is also widely used by competing manufacturers including Matsushita and others. ADS is disclosed in US Patent 5,745,086 issued to Weber of Plasmaco and Matsushita. See Figures 2,3,11, of Weber 086. The ADS method of addressing and sustaining a surface discharge display as disclosed in US Patents 5,541,618 and 5,724,054 issued to Shinoda of Fujitsu sustains the entire panel (all rows) after the addressing of the entire panel. Thus the addressing and sustaining are done separately and are not done simultaneously as in the practice of this invention.
  • Another architecture used in the prior art is called Address While Display (AWD). The AWD electronics architecture was first used during the 1970s and 1980s for addressing and sustaining monochrome PDP. In AWD architecture, the addressing (write and/or erase pulses) are interspersed with the sustain waveform and may include the incorporation of address pulses onto the sustain waveform. Such address pulses may be on top of the sustain and/or on a sustain notch or pedestal. See for example US Patent 3,801,861 issued to Petty et al and US Patent 3,803,449 issued to Schmersal. Figures 1 and 3 of the Shinoda 054 ADS patent discloses AWD architecture as prior art.
  • The prior art AWD electronics architecture for addressing and sustaining monochrome PDP has also been adopted for addressing and sustaining multi-color PDP. For example, Samsung Display Devices Co., Ltd., has disclosed AWD and the superimpose of address pulses with the sustain pulse. Samsung specifically labels this as address while display (AWD). See High-Lurninance and High-Contrest HDTV PDP with Overlapping Driving Scheme, J. Ryeom et al, pages 743 to 746, Proceedings of the Sixth International Display Workshops, IDW 99, December 1-3,1999, Sendai, Japan. AWD is also disclosed in US Patent 6,208,081 issued to Yoon-Phil Eo and Jeong-duk Ryeom of Samsung.
  • LG Electronics Inc. has disclosed a variation of AWD with a Multiple Addressing in a Single Sustain (MASS) in US Patent 6,198,476 issued to Jin-Won Hong et al of LG Electronics. Also see US Patent 5,914,563 issued to Eun-Cheol Lee et al of LG Electronics.
  • Also see JP 2001 265281 A (MATSUSHITA ELECTRIC), JP 11 045070 A (MITSUBISHI ELECTRIC), JP 10 149132 A (MITSUBISHI ELECTRIC), and MAEDA T et al : "11.3 A DELTA-NABLA STRUCTURE PDP with reduced number of data electrodes and its 51-contiguous-subfield drive" SID, vol XXXIV, 2003, pages 144-147, XP 007008217.
  • The present SAS invention offers a unique electronic architecture which is different from prior art columnar discharge and surface discharge electronics architectures including ADS, AWD, and MASS and offers important advantages as discussed herein.
  • ADDRESSING OF SURFACE DISCHARGE STRUCTURE IN ACCORDANCE WITH THIS INVENTION
  • The present invention provides a method for driving a plasma display panel having parallel scan and sustain row electrodes and data column electrodes wherein the display lines defined by adjacent scan and sustain electrodes are arranged into several groups and wherein each frame is subdivided into subfields, each subfield consecutively consists of a reset period wherein a ramp-up and ramp-down reset waveform is applied, and an address period wherein a scan/address waveform is applied and a sustain period wherein alternately sustain pulses are applied;
    the method comprising:
    • shifting in time the starting point of a subfield such that the ramp-up reset period of a second group (S2) occurs at the same time as the address period of the immediately preceding group (S1) and the ramp-down reset period and address period of the second group (S2) occur also at the same time as the sustain period of the immediately preceding group (S1).
  • The present invention also provides a surface discharge AC plasma display having row scan, bulk sustain, and column data electrodes, said display being divided into a plurality of sections S1, S2, Sn, each section having a predetermined number of bulk sustain electrodes and row scan electrodes, and electronic circuitry for simultaneously addressing and sustaining at least two different sections of the AC plasma display, each frame being subdivided into subfields, each subfield consecutively consisting of a reset period wherein a ramp-up and ramp-down reset waveform is applied, and an address period wherein a scan/address waveform is applied and a sustain period wherein alternately sustain pulses are applied, the starting point of each subfield being shifted in time such that the ramp-up reset of a second group (S2) occurs at the same time as the address period of the immediately preceding group (S1) and the ramp-down reset period and address period of the second group (S2) occur also at the same time as the same time as the sustain period of the immediately preceding group (S1).
  • Each of the sections S1 and S2 may be sustained with a different number of sustains per subfield. Alternatively, each of the sections S1 and S2 may be sustained with the same number of sustains per subfield.
  • The simultaneous addressing and sustaining may be in combination with an architecture for reducing false contour including the reduction of motion and visual artifacts in the surface discharge AC plasma display. The invention may use a CLEAR architecture for the reduction of false contour including motion and visual artifacts, said architecture comprising the witting of pixels followed by selective erase.
  • The reset voltage applied to each section may comprise a ramp voltage with a positive or negative slope so as to provide a uniform wall charge at all pixels in the PDP. The ramp voltage may have a slow rise time. The reset ramp voltage may have a rise time below 2 volts per microsecond.
  • The invention may be such that the sections being simultaneously addressed and sustained share column data electrodes.
  • The invention may be such that the simultaneous addressing and sustaining is interlaced such that one pair of row scan and bulk sustain electrodes are addressed and an adjacent pair of row scan and bulk sustain electrodes are simultaneously sustained.
  • The invention may be such that the row scan and bulk sustain electrodes of the section that is being sustained have a reference voltage which is offset from the voltages applied to the column data electrodes for the simultaneous addressing of another section.
  • The row scan and bulk sustain electrodes of one section that is being sustained may have a reference voltage which is offset from the voltages applied to the column data electrodes for the addressing of another section such that the addressing does not electrically interact with the row scan and bulk sustain electrodes of the section which is being sustained.
  • In a plasma display in which gray scale is realized through time multiplexing, a frame or a field of picture data is divided into subfields. Each subfield is typically composed of a reset period, an addressing period, and a number of sustains, The number of sustains in a subfield corresponds to a specific gray scale weight. Pixels that are selected to be "on" in a given subfield will be illuminated proportionally to the number of sustains in the subfield. In the course of one frame, phosis may be selected to be "on" or "off" for the various subfields. A gray scale image is realized by integrating in time the various "on" and "off" pixels of each of the subfields.
  • Addressing is the selective application of data to individual pixels. It includes the writing or erasing of individual pixels.
  • Reset is a voltage pulse which forme wall charges to enhance the addressing of a pixel. It can be of various waveform shapes and voltage amplitudes including fast or slow rise time voltage ramps and exponential volage pulses. A reset is typically used at the start of a frame before the addressing of a section. A most may also be used before the addressing period of a subsequent subfield.
  • As indicated above, this SAS invention may be such that, there is applied a slow rise time or slow ramp reset voltage. As used herein "slow rise time or slow ramp voltage" is a bulk address commonly called a reset pulse with a positive or negative slope so as to provide a uniform wall charge at all pixels in the PDP.
  • The slower the rise time of the reset ramp, the less visible the light or background glow from those off-pixels (not in the on-state) during the slow ramp bulk address.
  • Less background glow is particularly desirable for increasing the contrast ratio which is inversely proportional to the light-out from the off pixels during the reset pulse. Those off-pixels which are not in the on-state will give a background glow during the reset. The slower the ramp, the less light output with a resulting higher contrast ratio. Typically the "slow ramp reset voltages" disclosed in the prior art have a slope of about 3,5 volts per microsecond with a range of about 2 to about 9 volts per microsecond.
  • In the practice of this invention, it is possible to use "slow ramp reset voltages" below 2 volts per microsecond, for example about 1 to 1.5 volts per microsecond without decreasing the number of PDP rows, without decreasing the number of sustain pulses or without decreasing the number of subfields.
  • SLOW RAMP RESET VOLTAGE
  • The prior art discloses slow rise slopes or ramps for the addressing of AC plasma displays. The early patents include US Patents 4,063,131 and 4,087,805 issued to John Miller of Owens-Illinois; US 4,087,807 issued to Joseph Miavecz of Owens-Illinois; and US Patents 4,611,203 and 4,683,470 Issued to Tony Criscimagna et al of IBM.
  • An architecture for a slow ramp reset voltage is disclosed in US Patent 5,745,086 issued to Larry F. Weber of Plasmaco and Matsushita. Weber 086 discloses positive or negative ramp voltages that exhibit a slope that is set to assure that current flow through each display pixel site remains in a positive resistance region of the gas discharge characteristics. The slow ramp architecture is disclosed in Figure 11 of Weber 086 in combination with the Fujitsu ADS.
  • PCT Patent Application WO 00/30065 , US Patent 6,738,033 and US Patent 6,900,598 , all filed by Junichi Hibino et al of Matsushita, disclose architecture for a slow ramp reset voltage. Habino et al specifies a total ramp reset cycle time restricted to less than 360 microseconds for a display panel resolution up to 1080 row scan electrodes with a maximum of 8 subfields using dual scan. With dual scan. Habino et al can obtain up to 15 subfields for lower resolution displays such as 480 and 768 row scan electrodes.
  • The present SAS invention allows for a ramp reset cycle time up to 1000 microseconds (one millisecond) or more depending upon the display panel resolution. For a display panel resolution of 1080 row scan electrodes, the SAS invention allows for a ramp reset cyde time up to 800 microseconds without decreasing the number of sustains and/or sub fields as required in the prior art.
  • For lower panel scan row resolutions of 480 and 768, this SAS invention allows a ramp reset cycle time up to 1000 microseconds.
  • Habino et al specifies a reset voltage rise slope of no more than 9 volts per microsecond. Because the entire reset cycle time of Habino et al. is a maximum of 360 microseconds, It is not feasible for Habino et al to use a reset ramp slope of 1.5 volts per microsecond without also decreasing the maximum or peak voltage amplitude of the reset voltage below the amplitude required for reliable discharge and stable addressing. The practice of the present SAS invention allows for the use of a reset ramp slope of 1 to 1.5 volts per microsecond at the maximum reset voltage amplitude required for reliable discharge and stable addressing.
  • The practice of this present SAS method and invention also allows the use of a low reset voltage rise slope of about 1 to 1.5 volts per microsecond with an overall ramp reset cycle time up to 1000 microseconds.
  • In one embodiment of this invention there is used a ramp reset cycle time of 800 microseconds, a display resolution of 1080 row scan electrodes, and a reset voltage rise slope of 1 to 1.5 volts per micro second.
  • The resolutions typically contemplated in the practice of this invention are 480, 600, 768, 1024, 1080, and 1200 row scan electrodes which are currently used in the PDP industry. However, other resolutions may be used.
  • ADVANTAGES OF SAS
  • SAS allows for simultaneous addressing and sustaining thereby providing more time within the frame for other waveform operations. By comparison the ADS architecture of Fujitsu allocates 75 percent of the frame time for addressing and 25 percent for sustaining.
  • Because both the addressing and sustaining are completed in 75 percent of the available frame time, SAS has 25% remaining frame time.
  • SAS has the ability to do 12 to 17 sub-fields for panel resolutions up to 768 row scan electrodes and 10 to 12 sub-fields for resolutions of 1080 row scan electrodes without using dual scan.
  • As noted above slow reset ramp can also be used with SAS. The slow ramp reset can be tailored to ramp slopes of 1.5 microseconds per volt or less which greatly minimizes background glow. This is not possible with the ADS approach of Fujitsu. SAS also provides for a more uniform contrast ratio, better wall charge profile and improved addressing stability.
  • DUAL SCAN
  • In the practice of this invention the PDP may be physically divided into at least two sections with each section being addressed by separate electronics. This was first disclosed in US Patents 4,233,623 and 4,320,418 issued to Dr. Thomas J. Pavliscak. It is also disclosed in US Patent 5,914,563 issued to Eun-Cheol Lee et al of LG Electronics.
  • In the PDP industry this dividing of the PDP Into two sections with separate electronics for each section is called dual scan. It is more costly to use dual scan because of the added electronics and reduced PDP yield. However, dual scan has been necessary with ADS and AWD architecture in order to obtain sufficient sub-flelds at higher resolutions. The practice of this SAS invention allows for a larger number of sub-fields at higher resolutions without using dual scan.
  • SAS maintains higher probability of priming particles due to its virtual "dual-scan" like operation.
  • Coupled with improved priming and uniform wall charge distribution, SAS allows for the addressing of high resolution AC plasma displays with 10 to 12 sub-fields at a high resolution of 1080 row scan electrodes without dual scan.
  • ARTIFACT REDUCTION
  • The PDP industry has used various architectures including methods and electronic circuitry to reduce false contours including motion and visual artifacts in a PDP display.
  • Pioneer of Tokyo, Japan has disclosed a technique called CLEAR for the reduction of false contour and related problems. In the practice of this invention, it Is contemplated that SAS architecture can be combined with CLEAR or like techniques for the reduction of false contour including motion and visual artifacts. See Development of New Driving Method for AC-PDPs by Tokunaga et al of Pioneer Proceedings of the Sixth International Display Workshops, IDW 99, pages 787-790, December 1-3,1999, Sendai, Japan which discloses CLEAR. Also see European Patent Application EP 1 020 838 A1 by Tokunaga et al of Pioneer and EP 1022714A2 by Shigeta et al. , The CLEAR technique uses an algorithm and waveform to provide ordered dither gray scale in small increments with few motion or visual artifacts. CLEAR comprises turning on pixels followed by selective erase.
  • The following additional Pioneer references also disclose techniques including methods and circuitry for the reduction of false contour including the reduction of motion and visual artifacts.
  • In the practice of this invention, the SAS architecture may be used with a number of other techniques for reducing false contour including motion and visual artifacts. The following prior art discloses techniques for reducing false contour including visual and motion artifacts.
  • US Patent 6,097,358 (Hirakasw et al ) assigned to Fujitsu discloses ADS in combination with the reduction of false contour.
  • DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
    • Figure 1 shows a perspective view of an AC gas discharge plasma display panel (PDP) with a surface discharge structure.
    • Figure 2 shows a Simultaneous Address and Sustain (SAS) waveform.
    • Figure 3 shows an SAS waveform for simultaneous addressing and sustaining different sections S1 and S2 of a surface discharge PDP
    • Figure 4 is not within the scope of the invention and shows another SAS waveform for simultaneous addressing and sustaining different sections S1 and S2 of a surface discharge PDP.
    • Figure 5 shows an SAS electronic circuitry diagram for simultaneous address and a sustain of different sections of a surface discharge PDP.
    DETAILED DESCRIPTION OF THE DRAWINGS AND EMBODIMENTS OF INVENTION
  • Figure 1 shows an AC gas discharge plasma display panel with a surface discharge structure 10 similar to the surface discharge structure illustrated and described in Figure 2 of US Patent 5,661,500 (Shinoda et al. ) which is cited above. The panel structure 10 has a bottom or rear glass substrate 11 with column data electrodes 12, barriers 13, and phosphor 14R, 14G, 14B.
  • Each barrier 13 comprises a bottom portion 13A and a top portion 13B. The top portion 13B is dark or black for increased contrast ratio. The bottom portion 13A may be translucent, opaque, dark, or black.
  • The top substrate 15 Is transparent glass for viewing and contains y row scan (or sustain) electrodes 18A and x bulk sustain electrodes 188, dielectric layer 16 covering the electrodes 18A and 18B, and a magnesium oxide layer 17 on the surface of dielectric 16. The magnesium oxide is for secondary electron emission and helps lower the overall operating voltage of the display.
  • A plurality of channels 19 are formed by the barriers 13 containing the phosphor 14. When the two substrates 11 and 15 are sealed together, an ionizable gas mixture is introduced Into the channels 19. This is typically a Penning mixture of the rare gases. Such gases are well known in the manufacture and operation of gas discharge displays.
  • As noted above, each electrode 12 on the bottom substrate 11 is called a column data electrode. The y electrode 18A on the top substrate 15 is the row scan (or sustain) electrode and the x electrode 18B on the top substrate 15 is the bulk sustain electrode. A pixel or sub-pixel is defined by the three electrodes 12, 18A, and 18B. The gas discharge is initiated by voltages applied between a bottom column data electrode 12 and a top y row scan electrode 18A. The sustaining of the resulting discharge is done between an electrode pair of the top y row scan electrode 18A and a top x bulk sustain electrode 18B. Each pair of the y and x electrodes is a row.
  • Phosphor 14R emits red luminance when excited by photons from the gas discharge within the plasma panel. Phosphor 14G emits green luminance when excited by photons from the gas discharge within the plasma panel. Phosphor 14B emits blue luminance when excited by photons for the gas discharge within the plasma panel.
  • Although not illustrated in Figure 1, the y row scan (or sustain) electrode 18A and the x bulk sustain electrode 18B may each be a transparent material such as tin oxide or Indium tin oxide (ITO) with a conductive thin strip, ribbon or bus bar along one edge. The thin strip may be any conductive material including gold, silver, chrome-copper-chrome, or like material. Both pure metals and alloys may be used. This conductive strip is illustrated in Figure 2 of Shinoda 500.
  • Split or divided electrodes connected by cross-overs may also be used for x and y for example as disclosed in US Patent 3,603,836 issued to John Grier. A split electrode structure may also be used for the column data electrodes.
  • The column data electrodes may be of different widths for each R, G, B phosphor as disclosed in US Patent 6,034,657 issued to Tokunaga et al of Pioneer.
  • The electrode arrays on either substrate are shown in Figure 1 as orthogonal, but may be of any suitable pattern including zig-zag or serpentine.
  • Although the practice of this invention is described herein with each pixel or sub-pixel defined by a three-electrode surface discharge structure, it will be understood that this invention may also be used with surface discharge structures having more than three distinct electrodes, for example more than two distinct electrodes on the top substrate and/or more than one distinct electrode on the bottom substrate. In the literature, some surface discharge structures have been described with four or more electrodes including three or more electrodes on the front substrate.
  • The prior art has also described surface discharge structures where there is a sharing of electrodes between pixels or sub-pixels on the front substrate. Fujitsu has described this structure in a paper by Kanazawa et al published on pages 154 to 157 of the 1999 Digest of the Society for Information Display . Fujitsu calls this "Alternating Lighting on Surfaces" or ALIS. Fujitsu has used ALIS with ADS. Shared electrodes may be used is the practice of the present invention.
  • Figure 2 shows a Simultaneous Address and Sustain (SAS) waveform for the practice of this invention with a surface discharge AC plasma display for example a PDP as illustrated in Figure 1. Figure 2 shows SAS waveforms with Phases 1, 2, 3, 4, 5, 6 for the top row scan electrode y and the top bulk sustain electrode x. In Figure 2, the scan row electrode y corresponds to electrode 18A in Figure 1. The bulk sustain electrode x corresponds to electrode 18B In Figure 1.
  • In Phases 1 and 6 of Figure 2 the sustaining pulse for the electrodes x and y Is shown. The data electrode CD (element 12 in Figure 1) is simultaneously addressing another section of the display as shown in Figure 3 which is not being sustained . In the Fujitsu ADS architecture the bottom column data electrode CD is positively offset during sustain, and simultaneous operations are not allowed.
  • Phase 2 of Figure 2 is the priming phase for the up ramp reset. A reset pulse conditions both the on and off pixels to the same wall charge. It provides a uniform wall charge to all pixels. A is a sustain pulse that is narrower in length than the previous sustain pulses. Its function is to sustain the on pixels and immediately extinguish them. It is sufficiently narrow (typically 1 microsecond or less) to prevent wall charges from accumulating. This narrow pulse causes a weak discharge and may be at higher voltages relative to other sustain pulses in the system. Alternately, a wider pulse with a lower voltage than "G" may be used.
  • As Illustrated in Figure 2, G is the highest and most positive amplitude of the sustain. F Is the lowest and most negative amplitude of the sustain.
  • H is a period of time sufficient to allow the ramp to take advantage of the priming caused by the narrow sustain pulse and erase.
  • At the end of Phase 2 the row scan electrode y and bulk sustain electrode x go back to reference. This can also occur at the end of Phase 4 and the beginning of Phase 5, but such requires additional circuitry and adds to the cost of the system.
  • Phase 3 of Figure 2 is the up ramp reset. Because of the SAS architecture, B can be made to ramp slower than prior art architecture (without Implementing dual scan). This allows for uniform wall charge deposition. It also reduces background glow and increases the addressing voltage window. K is the Idle time before negative ramp reset
  • Phase 4 of Figure 2 is the down ramp reset. If necessary, C and D may be combined to provide a weak discharge. If the up ramp B is slow enough, D may not be needed and C can have an RC slope, where R is the resistance of the electronic circuitry and C is the capacitance of the AC plasma display panel. A weak discharge caused by B or the combination of C and D will further insure a uniform wall charge profile for the various pixel or sub-pixel sites. I is the idle time before addressing.
  • Phase 5 of Figure 2 shows the addressing of the row scan electrode y. The row addressing voltage is at an amplitude level sufficiently high to preserve the negative wall charge put on the pixel by the reset pulses of Phases 3 and 4. The row scan electrode y is selectively adjusted so that it may be selectively addressed by the bottom column data electrode CD. J is the idle time before sustaining.
  • The bulk sustain electrode x has a positive voltage applied throughout the addressing phase to induce charge transport between the pair of electrodes x and y which are sustained after the addressing discharge has taken place.
  • Figure 3 shows the SAS waveform of Figure 2 being used to address and sustain different Sections S1 and S2 of a surface discharge AC plasma display. The waveform for S1 is simultaneously addressing while the waveform for S2 is sustaining. Each waveform for the two Sections S1 and S2, is a repeat of the SAS waveform described in Figure 2, but each is out of phase with respect to the other as illustrated in Figure 3.
  • The waveform of Figure 4 may also be used for addressing one section S1 while another section S2 is simultaneously being sustained. The sections S1 and S2 may be sustained with the same number of sustains per subfield or with a different number of sustains per subfield.
  • In Table II there is presented a 10 subfield example using the waveform of Figure 4 with the same number of sustains in each subfield for Section 1 and Section 2. Table II Subfield 1 2 3 4 5 6 7 8 9 10 # sustains S1 96 96 96 96 64 32 16 8 4 2 # sustains S2 96 96 96 96 64 32 16 8 4 2
  • Table III shows one subfield within the frame. Table III Subfield 1 S1 Reset Address 96 Sustain S2 Reset Address 96 Sustain
  • Table IV shows 10 subfields with a different number of sustains in each subfield for S1 and S2 Table IV Subfield 1 2 3 4 5 6 7 8 9 10 # sustain S1 96 96 96 96 64 32 16 8 4 2 # sustain S2 2 4 8 16 32 64 96 96 96 96
  • Table V shows one subfield within the frame. Table V Subfield 1 S1 Reset Address 96 Sustain S2 Reset Address 2 Sustain
  • In the case of different sustains being employed by S1 and S2, an additional advantage may be derived by changing the order In which S1 and S2 are addressed. Additional time savings may also be obtained if the section with the larger number of sustains Is addressed in phase 2. This allows for a greatest amount of overlap to occur between sustaining and addressing in Phase 3. The result is more time available for ramped resets, additional sustains, additional subfields, and/or more rows.
  • The waveforms of Figures 2, 3, and 4 may be implemented with the Block Diagram Circuitry of Figure 5.
  • Figure 5 is an electronics circuitry block diagram for Simultaneous Address and Sustain (SAS) of a surface discharge AC plasma display such as shown in Figure 1. This shows the practice of this invention on a surface discharge AC plasma display panel (PDP) 50 subdivided into n sections 50A, 50B, 50C, 50n. As shown in Figure 5, each section has at least four pairs of parallel top electrodes y and x where y is the row scan electrode and x is the bulk sustain electrode. Although each section of the PDP in Figure 5 is shown with four pairs of parallel top electrodes y and x, each section may contain more than four pairs. Also the sections are typically without blank spacing between sections as shown in Figure 5. The blank spacing is used to illustrate that the sections are separate and distinct. Each PDP section in Figure 5 also has a number of Column Data Electrodes CD, which are connected to Column Data Electronic Circuitry 57. The CD electrodes are the same as the electrodes 12 in Figure 1. The electrodes x and y are the same as electrodes 18B and 18A, respectively, in Figure 1.
  • Figure 5 shows an embodiment in which y Addressing Circuitry and y Sustainer Circuitry for the Row Scan electrodes y is separately provided for each of the Sections 50A, 50B, 50C, and 50n. Addressing Circuitry 66A and y Sustain Section I Circuitry 65A are connected to the Scan Electrodes y of Section 50A. The x Sustainer Section I Circuitry 61 A is connected to the Sustain Electrode x of Section 50A. This address and sustain circuitry is repeated for y and x for Sections 50 B, 50C and 50n. The y Addressing Circuitry and y Sustain Circuitry of each section works with the x Sustain Circuitry of each section to address and sustain each unique section of the PDP 50. In Figure 5 this uniquely addressable portion is labeled Section 50A, 50B, 50C, 50n, each being comprised of one or more y scan electrode-x sustain electrode pairs. Figure 5 shows an embodiment In which pairs of y scan electrode-x sustain electrodes of a given section are adjacent to each other on the PDP. This method will also work if scan electrode-sustain electrode pairs of a given section are not adjacent to each other, but are interlaced throughout the display.
  • This invention as illustrated herein allows for a larger number of sustain cycles per frame. This allows for a brighter display or alternatively more subfields per display. This also improves the PDP operating margin (window) due to more time allowed for the various overhead functions.
  • As disclosed herein, this invention is not to be limited to the exact forms shown and described because changes and modifications may be made by one skilled in the art within the scope of the following claims.

Claims (12)

  1. A method for driving a plasma display panel having parallel scan and sustain row electrodes and data column electrodes wherein the display lines defined by adjacent scan and sustain electrodes are arranged into several groups and wherein each frame is subdivided into subfields, each subfield consecutively consists of a reset period wherein a ramp-up and ramp-down reset waveform is applied, and an address period wherein a scan/address waveform is applied and a sustain period wherein alternately sustain pulses are applied;
    the method comprising:
    shifting in time the starting point of a subfield such that the ramp-up reset period of a second group (S2) occurs at the same time as the address period of the immediately preceding group (S1) and the ramp-down reset period and address period of the second group (S2) occur also at the same time as the sustain period of the immediately preceding group (S1).
  2. A surface discharge AC plasma display having row scan, bulk sustain, and column data electrodes, said display being divided into a plurality of sections S1, S2, Sn, each section having a predetermined number of bulk sustain electrodes and row scan electrodes, and electronic circuitry for simultaneously addressing and sustaining at least two different sections of the AC plasma display, each frame being subdivided into subfields, each subfield consecutively consisting of a reset period wherein a ramp-up and ramp-down reset waveform is applied, and an address period wherein a scan/address waveform is applied and a sustain period wherein alternately sustain pulses are applied, the starting point of each subfield being shifted in time such that the ramp-up reset of a second group (S2) occurs at the same time as the address period of the immediately preceding group (S1) and the ramp-down reset period and address period of the second group (S2) occur also at the same time as the sustain period of the immediately preceding group (S1).
  3. The invention of Claim 2 wherein each of the sections S1 and S2 is sustained with a different number of sustains per subfield.
  4. The invention of Claim 2 wherein each of the sections S1 and S2 is sustained with the same number of sustains per subfield.
  5. The invention of Claim 2 wherein the simultaneously addressing and sustaining is in combination with an architecture of reducing false contour including the reduction of motion and visual artifacts in the surface discharge AC plasma display.
  6. The invention of Claim 5 wherein there is used a CLEAR architecture for the reduction of false contour including motion and visual artifacts, said architecture comprising the writing of pixels followed by selective erase.
  7. The invention of Claim 2 wherein the reset voltage applied to each section comprises a ramp voltage with a positive or negative slope 80 as to provide a uniform wall charge at all pixels in the POP.
  8. The invention of Claim 7 wherein the ramp voltage has a slow rise time.
  9. The invention of Claim 7 wherein the reset ramp voltage has a rise time bellow 2 volts per microsecond.
  10. The invention of Claim 2 wherein the sections being simultaneously addressed and sustained share common column data electrodes.
  11. The invention of Claim 2 wherein the simultaneous addressing and sustaining is interlaced such that one pair of row scan and bulk sustain electrodes are addressed and an adjacent pair of row scan and bulk sustain electrodes are simultaneously sustained.
  12. The invention of Claim 2 wherein the row scan and bulk sustain electrodes of the section that is being sustained have a reference voltage which is offset from the voltages applied to the column data electrodes for the simultaneous addressing of another section.
EP05257981A 2005-12-22 2005-12-22 SAS Addressing of surface discharge AC plasma display Expired - Fee Related EP1801768B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP05257981A EP1801768B1 (en) 2005-12-22 2005-12-22 SAS Addressing of surface discharge AC plasma display

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
AT05257981T AT488835T (en) 2005-12-22 2005-12-22 Sas addressing of an ac plasma display with surface discharge
EP05257981A EP1801768B1 (en) 2005-12-22 2005-12-22 SAS Addressing of surface discharge AC plasma display
DE200560024849 DE602005024849D1 (en) 2005-12-22 2005-12-22 SAS addressing of an AC plasma display with surface discharge

Publications (2)

Publication Number Publication Date
EP1801768A1 EP1801768A1 (en) 2007-06-27
EP1801768B1 true EP1801768B1 (en) 2010-11-17

Family

ID=36407975

Family Applications (1)

Application Number Title Priority Date Filing Date
EP05257981A Expired - Fee Related EP1801768B1 (en) 2005-12-22 2005-12-22 SAS Addressing of surface discharge AC plasma display

Country Status (3)

Country Link
EP (1) EP1801768B1 (en)
AT (1) AT488835T (en)
DE (1) DE602005024849D1 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001082282A1 (en) * 2000-04-20 2001-11-01 Rutherford James C Method for driving plasma display panel
US20020008678A1 (en) * 2000-07-19 2002-01-24 Rutherford James C. Block driver circuit for plasma display panel

Family Cites Families (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3559190A (en) 1966-01-18 1971-01-26 Univ Illinois Gaseous display and memory apparatus
BE755591Q (en) 1967-11-24 1971-02-15 Owens Illinois Inc A storage and reproduction Discharge gas and its mode of operation
US3603836A (en) 1969-04-02 1971-09-07 John D Grier Conductor configurations for discharge panels
US3803449A (en) 1971-05-03 1974-04-09 Owens Illinois Inc Method and apparatus for manipulating discrete discharge in a multiple discharge gaseous discharge panel
BE789980A (en) 1971-10-12 1973-04-12 Owens Illinois Inc control waveform enhanced to an indicating panel / memorisation has gas discharges
US4063131A (en) 1976-01-16 1977-12-13 Owens-Illinois, Inc. Slow rise time write pulse for gas discharge device
US4087805A (en) 1976-02-03 1978-05-02 Owens-Illinois, Inc. Slow rise time write pulse for gas discharge device
US4087807A (en) 1976-02-12 1978-05-02 Owens-Illinois, Inc. Write pulse wave form for operating gas discharge device
US4320418A (en) 1978-12-08 1982-03-16 Pavliscak Thomas J Large area display
US4233623A (en) 1978-12-08 1980-11-11 Pavliscak Thomas J Television display
US4611203A (en) 1984-03-19 1986-09-09 International Business Machines Corporation Video mode plasma display
US4683470A (en) 1985-03-05 1987-07-28 International Business Machines Corporation Video mode plasma panel display
JP3259253B2 (en) 1990-11-28 2002-02-25 富士通株式会社 Gray scale driving method and gradation drive flat type display device
DE69318196T2 (en) 1992-01-28 1998-08-27 Fujitsu Ltd Plasma color display apparatus of surface discharge type
US5828356A (en) 1992-08-21 1998-10-27 Photonics Systems Corporation Plasma display gray scale drive system and method
US5793158A (en) 1992-08-21 1998-08-11 Wedding, Sr.; Donald K. Gas discharge (plasma) displays
JP2772753B2 (en) 1993-12-10 1998-07-09 富士通株式会社 The plasma display panel and its driving method and a driving circuit
US6025818A (en) 1994-12-27 2000-02-15 Pioneer Electronic Corporation Method for correcting pixel data in a self-luminous display panel driving system
JP3655947B2 (en) 1995-07-19 2005-06-02 パイオニア株式会社 Surface discharge type plasma display panel
US5745086A (en) 1995-11-29 1998-04-28 Plasmaco Inc. Plasma panel exhibiting enhanced contrast
KR100217133B1 (en) 1996-09-03 1999-09-01 구자홍 Plasma display panel
JPH1098662A (en) 1996-09-20 1998-04-14 Pioneer Electron Corp Driving device for self-light emitting display unit
JP3346730B2 (en) 1996-11-12 2002-11-18 エルジー電子株式会社 Driving method and system for an AC-type plasma display device
JP3792323B2 (en) * 1996-11-18 2006-07-05 三菱電機株式会社 Driving method of plasma display panel
JP3512308B2 (en) 1996-12-27 2004-03-29 パイオニア株式会社 Plasma display panel
JP3689519B2 (en) 1997-02-04 2005-08-31 パイオニア株式会社 Apparatus for driving a plasma display panel
CN1253652A (en) 1997-03-31 2000-05-17 松下电器产业株式会社 Dynatic image display method and device therefor
JPH1145070A (en) * 1997-07-25 1999-02-16 Mitsubishi Electric Corp Plasma display panel and driving method thereof
JP3423865B2 (en) 1997-09-18 2003-07-07 富士通株式会社 Ac type pdp driving method and plasma display device
DE19850633A1 (en) * 1998-03-13 1999-09-16 Lg Semicon Co Ltd Control method for a.c. current plasma visual display screen for displaying divided images
US6097368A (en) 1998-03-31 2000-08-01 Matsushita Electric Industrial Company, Ltd. Motion pixel distortion reduction for a digital display device using pulse number equalization
BR9908562A (en) 1998-04-17 2000-11-21 Matsushita Electric Ind Co Ltd Apparatus and false contour correction method
EP0978816B1 (en) 1998-08-07 2002-02-13 Deutsche Thomson-Brandt Gmbh Method and apparatus for processing video pictures, especially for false contour effect compensation
EP0978817A1 (en) 1998-08-07 2000-02-09 Deutsche Thomson-Brandt Gmbh Method and apparatus for processing video pictures, especially for false contour effect compensation
EP1720150A3 (en) 1998-11-13 2007-08-08 Matsushita Electric Industrial Co., Ltd. High resolution and high luminance plasma display panel and drive method for the same
EP1020838A1 (en) 1998-12-25 2000-07-19 Pioneer Corporation Method for driving a plasma display panel
EP1022714A3 (en) 1999-01-18 2001-05-09 Pioneer Corporation Method for driving a plasma display panel
KR100373726B1 (en) 1999-02-27 2003-02-25 삼성에스디아이 주식회사 Apparatus for driving plasma display panel
JP2001265281A (en) * 2000-03-17 2001-09-28 Matsushita Electric Ind Co Ltd Display device and its driving method
JP2002023693A (en) 2000-07-06 2002-01-23 Pioneer Electronic Corp Driving method for plasma display device
EP1256924B1 (en) 2001-05-08 2013-09-25 Deutsche Thomson-Brandt Gmbh Method and apparatus for processing video pictures
JP4698076B2 (en) 2001-07-06 2011-06-08 パナソニック株式会社 Driving method of plasma display panel
JP2003228319A (en) 2002-02-01 2003-08-15 Pioneer Display Products Corp Method for driving display panel
EP1376521A1 (en) 2002-06-28 2004-01-02 Deutsche Thomson Brandt Processing video pictures for improving dynamic false contour effect compensation
EP1522964B1 (en) 2003-10-07 2007-01-10 Thomson Licensing Method for processing video pictures for false contours and dithering noise compensation
JP2005192190A (en) 2003-12-01 2005-07-14 Pioneer Plasma Display Corp Motion picture false contour reduction method, motion picture false contour reduction circuit, display device and program
WO2005066925A1 (en) 2003-12-26 2005-07-21 Matsushita Electric Industrial Co., Ltd. Image display apparatus
US7990343B2 (en) 2004-05-18 2011-08-02 Panasonic Corporation False contour reduction device, display device, false contour reduction method, and false contour reduction program

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001082282A1 (en) * 2000-04-20 2001-11-01 Rutherford James C Method for driving plasma display panel
US20020008678A1 (en) * 2000-07-19 2002-01-24 Rutherford James C. Block driver circuit for plasma display panel

Also Published As

Publication number Publication date
AT488835T (en) 2010-12-15
EP1801768A1 (en) 2007-06-27
DE602005024849D1 (en) 2010-12-30

Similar Documents

Publication Publication Date Title
CN1207748C (en) Surface discharging plasma display panel
KR100337589B1 (en) Plasma display panel
EP1717837A2 (en) Plasma display panels
CN1269174C (en) AC plasma display screen
KR100809406B1 (en) Method of driving plasma display panel and display device
JP3303134B2 (en) PDP and its driving apparatus and method
US7157854B1 (en) Tubular PDP
EP0691671A1 (en) Discharge display apparatus
JP3121247B2 (en) Ac plasma display panel and a drive method
JP3565650B2 (en) Ac type pdp driving method and a display device
EP0554172A1 (en) Full color surface discharge type plasma display device
US6603263B1 (en) AC plasma display panel, plasma display device and method of driving AC plasma display panel
US7307602B1 (en) Plasma display addressing
US5107182A (en) Plasma display and method of driving the same
US6903709B2 (en) Plasma display panel and method of driving the same
EP1355338A2 (en) Display device and plasma display apparatus
EP1037249B1 (en) Plasma display panel
KR100657384B1 (en) Plasma display panel and driving method thereof
KR20010022986A (en) Gas discharge panel
US6768478B1 (en) Driving method of AC type plasma display panel
JP4158874B2 (en) Image display method and display device
JP3576051B2 (en) A plasma display panel and driving method thereof
US5952783A (en) Surface discharge type plasma display panel divided into a plurality of sub-screens
JP2000331615A (en) Plasma display panel and method for driving same
JP2001035395A (en) Plasma display panel and driving method thereof

Legal Events

Date Code Title Description
AX Request for extension of the european patent to

Extension state: AL BA HR MK YU

AK Designated contracting states:

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

17P Request for examination filed

Effective date: 20061026

17Q First examination report

Effective date: 20061207

AKX Payment of designation fees

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

AK Designated contracting states:

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 602005024849

Country of ref document: DE

Date of ref document: 20101230

Kind code of ref document: P

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20101117

LTIE Lt: invalidation of european patent or patent extension

Effective date: 20101117

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110317

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110317

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110217

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110218

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20101231

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110228

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

26N No opposition filed

Effective date: 20110818

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20101222

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20101231

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20101231

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602005024849

Country of ref document: DE

Effective date: 20110818

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20111125

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110117

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110518

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20101222

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101117

PGFP Postgrant: annual fees paid to national office

Ref country code: GB

Payment date: 20130517

Year of fee payment: 8

Ref country code: DE

Payment date: 20130605

Year of fee payment: 8

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 602005024849

Country of ref document: DE

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20131222

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 602005024849

Country of ref document: DE

Effective date: 20140701

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140701

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131222