EP1708208A1 - Composant électronique multi-couche monté en surface pour la protection d'un circuit électrique avec un élément actif entre des couches PPTC - Google Patents

Composant électronique multi-couche monté en surface pour la protection d'un circuit électrique avec un élément actif entre des couches PPTC Download PDF

Info

Publication number
EP1708208A1
EP1708208A1 EP06111842.8A EP06111842A EP1708208A1 EP 1708208 A1 EP1708208 A1 EP 1708208A1 EP 06111842 A EP06111842 A EP 06111842A EP 1708208 A1 EP1708208 A1 EP 1708208A1
Authority
EP
European Patent Office
Prior art keywords
electrical
pptc
heat
electrode
major
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP06111842.8A
Other languages
German (de)
English (en)
Other versions
EP1708208B1 (fr
Inventor
Wayne Montoya
Luis A Navarro
Cecilia A Walsh
Adrian P Mikolajczak
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Littelfuse Inc
Original Assignee
Tyco Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tyco Electronics Corp filed Critical Tyco Electronics Corp
Priority to EP10182815.0A priority Critical patent/EP2309520B1/fr
Publication of EP1708208A1 publication Critical patent/EP1708208A1/fr
Application granted granted Critical
Publication of EP1708208B1 publication Critical patent/EP1708208B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203—Cooling of mounted components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01C—RESISTORS
    • H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
    • H01C7/18—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material comprising a plurality of layers stacked between terminals
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01C—RESISTORS
    • H01C1/00—Details
    • H01C1/14—Terminals or tapping points or electrodes specially adapted for resistors; Arrangements of terminals or tapping points or electrodes on resistors
    • H01C1/148—Terminals or tapping points or electrodes specially adapted for resistors; Arrangements of terminals or tapping points or electrodes on resistors the terminals embracing or surrounding the resistive element
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01C—RESISTORS
    • H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
    • H01C7/02—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material having positive temperature coefficient
    • H01C7/021—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material having positive temperature coefficient formed as one or more layers or coatings
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H3/00—Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection
    • H02H3/08—Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection responsive to excess current
    • H02H3/10—Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection responsive to excess current additionally responsive to some other abnormal electrical conditions
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H9/00—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
    • H02H9/02—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess current
    • H02H9/026—Current limitation using PTC resistors, i.e. resistors with a large positive temperature coefficient
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H9/00—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
    • H02H9/04—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage
    • H02H9/042—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage comprising means to limit the absorbed power or indicate damaged over-voltage protection device
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/0393—Flexible materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401—Disposition
    • H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/40245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/06—Thermal details
    • H05K2201/066—Heatsink mounted on the surface of the PCB
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49082—Resistor making
    • Y10T29/49085—Thermally variable

Definitions

  • the present invention relates to polymeric positive temperature coefficient (PPTC) resistance electrical circuit protection devices adapted to surface-mount technology. More particularly, the present invention relates to a miniature surface-mount integrated component having a monolithic multi-layer package combining at least one PPTC element and at least one heat-generating semiconductor element in a manner providing improved heat transfer characteristics, the component being formed using printed circuit board construction techniques.
  • PPTC polymeric positive temperature coefficient
  • PTC devices are well known. Particularly useful devices contain PTC elements composed of a PTC conductive polymer, i.e. a composition comprising an organic polymer and, dispersed or otherwise distributed therein, a particulate conductive filler, e.g. carbon black, or a metal or a conductive metal compound. Such devices are referred to herein as polymer PTC, or PPTC resistors or resistive devices. Other PTC materials are also known, e.g. doped ceramics, but are not as generally useful as PTC conductive polymer, in particular because they have higher non-operating, quiescent resistivities.
  • the term "PTC" is used to mean a composition of matter which has an R 14 value of at least 2.5 and/or an R 100 value of at least 10, and it is preferred that the composition should have an R 30 value of at least 6, where R 14 is the ratio of the resistivities at the end and the beginning of a 14° C range, R 100 is the ratio of the resistivities at the end and the beginning of a 100° C range, and R 30 is the ratio of the resistivities at the end and the beginning of a 30° C range.
  • the compositions used in devices of the present invention show increases in resistivity that are much greater than those minimum values.
  • PTC resistive devices can be used in a number of different ways, and are particularly useful in circuit protection applications, in which they function as remotely resettable fuses to protect electrical components from excessive currents and/or temperatures.
  • Components which can be protected in this way include motors, batteries, battery chargers, loudspeakers, wiring harnesses in automobiles, telecommunications equipment and circuits, and other electrical and electronic components, circuits and devices.
  • the use of PPTC resistive elements, components and devices in this way has grown rapidly over recent years, and continues to increase.
  • Suitable conductive polymer compositions and elements, and methods for producing the same, are disclosed for example in U.S. Patent Nos. 4,237,441 (van Konynenburg et al. ), 4,545,926 (Fouts et al. ), 4,724,417 (Au et al. ), 4,774,024 (Deep et al. ), 4,935,156 (van Konynenburg et al. ), 5,049,850 (Evans et al. ), 5,250,228 (Baigrie et al. ), 5,378,407 (Chandler et al. ), 5,451,919 (Chu et al. ), 5,701,285 (Chandler et al. ), 5,747,147 (Wartenberg et al. ) and 6,130,597 (Toth et al. ), the disclosures of which are incorporated herein by reference.
  • Circuit elements comprising PPTC resistive elements have been formed in accordance with printed circuit board (PCB) construction techniques.
  • PCB printed circuit board
  • PPTC plaque(s) serves as a material layer(s) and is incorporated into a PCB construction by lamination using PCB lamination processes and materials in order to form circuitry layers for external mounting of other discrete passive or active electrical components.
  • Examples of circuit protection devices including PPTC-PCB laminar constructions include U.S. Patent Nos. 6,300,859 (Myong et al. ) and 6,392,528 (Myong ), the disclosures of which are incorporated herein by reference.
  • Some passive electrical components can be embedded layers in the PPTC-PCB construction. These embedded layers can be resistors, capacitors, and inductor elements. Plated vias (whether through-hole, blind, buried, isolated, etc.) enable appropriate electrical connections to be made from layer to layer.
  • the device may have multiple conductive layers as an integrated construction, as suggested by U.S. Patent No. 6,236,302 (Barrett et al. ); or, the device may be formed by stacking separately formed PPTC resistive elements, as suggested by published U.S. Patent Application No. US2002/0125982 (Swensen et al. ).
  • Multi-layer surface-mount PPTC resistor fabrication methods and resultant electrical components are described in commonly assigned U.S. Patent No. 6,640,420 (Hetherton et al. ).
  • Figures 16 through 19 illustrate a three-contact surface-mount composite device having two electrical elements in thermal contact and electrically connected in a series arrangement.
  • a related published US Patent Application No. US2002/0162214A1 (Hetherton et al. ) includes a stacked PPTC surface-mount device having upper face contact pads for receiving and connecting additional elements, such as one or more semiconductor devices. The disclosures of this patent and published application are incorporated herein by reference.
  • a hitherto unsolved need remains for a miniature surface-mount integrated component having a monolithic planar package combining a heating element carrier, including at least one PPTC element and at least one heat-generating electrical element such as a semiconductor die in a manner providing improved heat transfer characteristics, the heating element carrier being formed by using low cost printed circuit board construction techniques.
  • a general object of the present invention is to provide a surface-mountable laminar electrical circuit protection device comprising at least one PPTC resistor with improved thermal contact with a heat-generating electrical component, such as a semiconductor device, in a manner overcoming limitations and drawbacks of the prior art.
  • Another general object of the present invention is to provide improved thermal transfer between a PPTC resistor and a heat generating electrical component, such as a semiconductor device, by use of a metal bond between oppositely facing planar major surfaces of the PPTC resistor and electrical component.
  • a further general object of the present invention is to provide a heating element carrier comprising at least one layer of PPTC resistor material and formed in accordance with printed circuit board manufacturing techniques, for carrying and electrically connecting a heating element such as a semiconductor die in a manner overcoming limitations and drawbacks of the prior art.
  • a related object of the present invention is to provide a surface-mountable laminar electrical circuit protection device which includes plural PPTC resistive elements formed in a package in a manner maximizing thermal contact with a heat-generating circuit element, such as an electrically active element comprising a planar semiconductor chip, for example a voltage clamping diode or other voltage clamping structure (e.g. a zener diode), or transistor, and the like, or an electrically passive element such as a planar resistor, varistor, capacitor, inductor or the like.
  • a heat-generating circuit element such as an electrically active element comprising a planar semiconductor chip, for example a voltage clamping diode or other voltage clamping structure (e.g. a zener diode), or transistor, and the like, or an electrically passive element such as a planar resistor, varistor, capacitor, inductor or the like.
  • a still further object of the present invention is to provide an improved method for making a surface-mountable electrical circuit protection device carrier including at least one PPTC resistor layer using printed circuit board fabrication techniques for carrying and electrically connecting a heat generating element thermally directly coupled to the PPTC resistor layer, in a manner overcoming limitations and drawbacks of the prior art.
  • a surface-mountable electrical circuit protection device includes a generally box-shaped heat-generating element carrier comprising a central planar layer forming a first polymeric positive temperature coefficient (“PPTC") resistor having first and second major surfaces.
  • a first electrode layer is formed at the first major surface and is in intimate electrical contact with the first major surface of the PPTC resistor.
  • a second electrode layer is formed at the second major surface and is in intimate electrical contact therewith.
  • the element carrier defines a space or region for receiving at least one heat-generating electrical element, such as a semiconductor chip comprising a diode, e.g. a voltage clamping diode such as a zener diode, or other voltage clamping structure, for example.
  • At least first, second and third terminal electrode regions are formed along one or more edge walls of the device for enabling surface-mounting and electrical connection of the device to an electrical circuit substrate such as a printed circuit board.
  • the heat-generating electrical element has a first metallized contact face that is directly bonded to a metal layer path within the element carrier space comprising a part of the first electrode layer.
  • a second metallized contact face of the heat-generating electrical element is connected to the third terminal electrode region by an electrical interconnect structure, such as a metal layer or interconnect strap, such that a current above a threshold level flowing through the heat-generating electrical element in an electrical circuit including the device generates heat that is transferred directly to the first PPTC resistor to aid (e.g. hasten) tripping to a high resistance, circuit protection state.
  • a surface-mountable laminar electrical circuit protection device includes: (a) a first PPTC resistive element having first and second major surfaces, a first electrode formed at the first surface and in intimate electrical contact therewith, and a second electrode formed at the second major surface and in intimate electrical contact therewith; (b) at least one heat-generating electrical component, such as a planar zener diode chip, having a major surface in direct thermal contact, e.g.
  • the electrical component is sandwiched between the first PPTC element and a second PPTC resistive element and a predetermined pair of the at least three terminal electrodes electrically connect the first PPTC element and the second PPTC element in a parallel circuit arrangement.
  • a method for making a surface-mountable electrical circuit protection device includes the following steps: (a) forming a substantially planar polymeric positive temperature coefficient resistive ("PPTC") layer having predetermined electrical characteristics and physical dimensions including first and second major surfaces, forming a first electrode layer at the first major surface in intimate electrical contact therewith, and forming a second electrode layer at the second major surface in intimate electrical contact therewith; (b) forming first, second and third terminal electrodes along at least one major edge wall of the device, the first terminal electrode being in electrical connection with the first electrode layer, the second terminal electrode being in electrical connection with the second electrode layer, and the third terminal electrode being electrically isolated from the first and second terminal electrodes; (c) bonding a first metallized face of at least one heat-generating electrical element to a part of the first electrode layer arranged to receive the heat-generating electrical element; and, (d) connecting a second metallized face of the at least one heat-generating electrical element to the third terminal electrode with an interconnect structure.
  • PPTC substantially planar polymeric positive temperature coefficient
  • a method for making a surface-mountable electrical circuit protection device.
  • the method includes the following steps: (a) forming a substantially planar first PPTC element having predetermined electrical characteristics and physical dimensions including first and second major surfaces, forming a first electrode at the first major surface in intimate electrical contact therewith, and forming a second electrode at the second major surface in intimate electrical contact therewith; (b) securing a metallized major face of at least one heat-generating electrical component directly to one of the first and second electrodes with a flowable metal binder, such as a solder, and (c) forming metal interconnection structures including at least three terminal electrodes along at least one major edge of the device, the structures for connecting the first PPTC element and the heat-generating electrical component in a series arrangement, the terminal electrodes for enabling a surface-mounting connection of the first PPTC element and the electrical component to an electrical circuit substrate.
  • the method includes forming a substantially planar second PPTC element having predetermined electrical characteristics and physical dimensions including third and fourth major surfaces, forming a third electrode at the third major surface in intimate electrical contact therewith, and forming a fourth electrode at the fourth major surface in intimate electrical contact therewith; and sandwiching the heat-generating electrical component between the first and second PPTC elements of the surface-mountable electrical circuit protection device.
  • Figure 2 is a top plan structural view of the first preferred embodiment of the surface-mountable electrical circuit protection device shown in Figure 1;
  • Figure 3 is an enlarged view in elevation and cross-section of the Figure 2 device along line 3-3 in Figure 2;
  • Figure 4 is an enlarged view in elevation and cross-section of the Figure 2 device along line 4-4 in Figure 2;
  • Figure 5 is an enlarged, exploded isometric view showing laminar elements forming the Figure 2 device illustrative of one preferred manufacturing method
  • Figure 6 is an enlarged isometric view showing the completed device of Figure 2 in accordance with one preferred manufacturing method
  • Figure 7 is an enlarged top plan view of a PPTC chip-carrier of a surface-mount circuit protection device comprising a second preferred embodiment of the present invention
  • Figure 8 is an enlarged view of the Figure 7 chip-carrier in elevation and cross-section along the dashed section line 8-8 in Figure 7;
  • Figure 9 is an enlarged view of the Figure 7 chip-carrier in elevation and cross-section along the dashed section line 9-9 in Figure 7;
  • Figure 10 is an enlarged top plan view of a completed electrical surface-mount device including the Figure 7 chip-carrier in which a semiconductor die is mounted and connected in accordance with principles of the present invention
  • Figure 11 is an enlarged view in elevation and cross-section along the dashed section line 11-11 in Figure 10;
  • Figure 12 is an enlarged view in elevation and cross-section along the dashed section line 12-12 in Figure 10.
  • Figure 1 provides a simplified electrical circuit schematic diagram of a surface-mountable multi-layer integrated electrical circuit protection device 10.
  • the device 10 preferably includes at least three electrical terminal electrodes: a first or input terminal electrode 22, a second or output terminal electrode 24, and a third or ground return terminal electrode 26.
  • a power source 12 such as a battery or other energy source is connected to terminal electrodes 22 and 26 so as to provide electrical energy to a load 14 connected to terminal electrodes 24 and 26.
  • the device 10 provides over-current and over-voltage protection to the load 14 by providing two parallel-connected PPTC resistor elements 16 and 18 which limit current flow from the source 12 to the load 14 to a maximum current level, and with the zener diode element 20 limiting output voltage supplied to the load 14 to a maximum voltage level.
  • the PPTC resistor elements 16 and 18 are in intimate thermal contact with the heat generating zener diode element 20, such that heat generated in the element 20 is efficiently and rapidly transferred to the thermally coupled PPTC resistor element and aids (e.g. by hastening) tripping to a high resistance, circuit protection operational state.
  • the device 10 is most preferably in the form of a monolithic construction containing and carrying an integral heat generating element 20 as shown in the plan view of Figure 2, and in the isometric view of Figure 6, in which the three terminal electrodes 22, 24 and 26 are arranged and adapted for surface-mounting directly to a printed circuit board in accordance with conventional surface-mounting methods and arrangements.
  • the device 10 while shown to be generally rectangular in Figures 2-6, can follow any practical shape or geometry, whether rectangular, square, curved, elongate or other desired form. Also, while the Figure 2 top plan depiction of the protection device 10 shows the terminal electrodes formed on separate major edge walls of the laminar construction, those skilled in the art will appreciate that terminal electrodes can be formed along every major edge wall, or along a plurality of walls or a single major edge wall. If terminal electrodes are formed along a single edge wall, the device 10 may be surface-mounted to a printed circuit board substrate in a vertical or end up mounting orientation. Also, more than three terminal electrodes may be provided along an edge wall or edge walls of the device 10.
  • a device 200 forming another presently preferred embodiment of the present invention is shown in Figures 7 through 12.
  • the surface-mount device 200 has one terminal electrode 202 along a first edge wall 208 and two terminal electrodes 204 and 206 spaced apart along a second edge wall 210 opposite the first edge wall 208.
  • the exemplary device 10 includes a heat-generating electrical element, such as a planar zener diode chip 20 sandwiched between a pair of PPTC resistor layers 16 and 18.
  • the PPTC resistors 16 and 18 are electrically connected in parallel, and are physically arranged such that heat generated by the centrally located element 20 is transferred to and dissipated through the layers 16 and 18.
  • a lower major contact face of the zener diode chip 20 is suitably plated and bonded via a metallic agent layer 46, such as a solder or metal-filled adhesive, to a foil layer 48 covering the top major surface of PPTC resistor 18 to enhance thermal transfer from the zener diode chip 20 to the underlying PPTC resistor 18.
  • a metallic agent layer 46 such as a solder or metal-filled adhesive
  • the heat-generating electrical element may comprise a wide range of substantially planar active electrical devices and elements, such as active semiconductor dies forming an integrated circuit (IC), one or more bipolar junction transistors and/or field effect transistors, triacs, thyristors, silicon controlled rectifiers, or combinations thereof, and passive electrical devices such as a planar film resistor, a metal oxide varistor, a thermistor, a planar chip capacitor, or a substantially planar inductor with or without a magnetic core, or combinations thereof, for example.
  • IC integrated circuit
  • passive electrical devices such as a planar film resistor, a metal oxide varistor, a thermistor, a planar chip capacitor, or a substantially planar inductor with or without a magnetic core, or combinations thereof, for example.
  • each PPTC resistor layer 16, 18 normally presents a very low resistance path in an electrical circuit, with resistance being a function of the conductivity of the particular PPTC material and the area of surface contact between electrical conductors and opposite major surfaces of each PPTC resistor layer. If heating, either in the resistors 16, 18 and/or in the active device 20, reaches a particular level, the higher temperature level causes the PPTC resistor layers 16 and 18 to "trip" in a manner analogous to a fuse or circuit breaker, and thereupon present a very high electrical resistance in the path between terminal electrodes 22 and 24, thereby isolating the load 14 from the power source 12, and protecting both source and load from damage otherwise resulting from an over-voltage or over-current condition, for example. When the resistor layers 16 and 18 cool to a reset temperature they thereupon can automatically “reset” and again present a very low resistance path between terminal electrodes 22 and 24.
  • the multi-layer circuit protection device 10 includes a number of alternating layers and patterned regions of electrically conductive and electrically insulative (dielectric) materials.
  • FR4 fiber reinforced resin
  • a first metal foil layer 106 (Figure 5), e.g. copper or copper/nickel, is formed at an outer major surface of the first PPTC resistor 16 and is patterned into a major segment 32 having intimate electrical contact with the outer major surface of resistor 16 and with the terminal electrode 24, and a minor segment 34 also in contact with a small area of the outer major surface of resistor 16 and in electrical contact with the terminal electrode 22.
  • a channel 35 is formed between, and electrically isolates, the major segment 32 and the minor segment 34.
  • a second metal foil layer 108 e.g. copper or copper/nickel, is formed at an inner major surface of the first PPTC resistor 16 and is patterned into a major segment 36 having intimate electrical contact with the inner major surface of resistor 16 and with the terminal electrode 22, and a minor segment 38 also in contact with a small area of the inner major surface of resistor 16 and in electrical contact with the terminal electrode 24.
  • a layer 40 of dielectric material is formed to cover the segments 36 and 38.
  • a channel 41 is formed between, and electrically isolates, the major segment 36 and the minor segment 38, and the channel 41 is filled with dielectric material forming the insulative layer 40.
  • a third metal foil layer 42 e.g. copper, is formed at a connection surface of the active device, such as the cathode electrode of the zener diode 20, and electrically connects to the third ground-return terminal electrode 26 as shown in Figure 4.
  • the third foil layer 42 is preferably formed on the dielectric layer 40.
  • a photoresist layer 110 is then formed on the third copper foil layer and selectively removed to define an area sized and adapted to receive the semiconductor chip 20 and connect to the cathode electrode of the planar diode chip 20 with a solder compound 44 (e.g.
  • a photoresist layer 116 is formed and patterned on a fourth metal (e.g. copper) layer segment 48 of the lower laminar structure 104 and also defines an opening sized to receive the semiconductor chip 20.
  • a fourth metal e.g. copper
  • a second layer of solder 46 (which may be the same or different from the first layer 44) is provided at the anode electrode surface of the planar diode chip 20, and enables a direct metallic connection to a patterned major segment 48 of upper foil layer 108 of PPTC resistor 18 and to terminal electrode 24 as shown in Figure 3, for example, after the PPTC resistor layers 16 and 18 have been bonded together in manufacturing.
  • the direct metallic connection between the zener diode chip 20 and the PPTC resistor 18 provides improved thermal transfer characteristics between the diode die and the PPTC resistive material.
  • FIGS 1, 3 and 4 illustrate the cathode electrode of the diode chip 20 to be connected in common with terminal electrode 24, and the anode electrode of the diode chip 20 to be connected to the ground terminal electrode 26, those skilled in the art will readily appreciate that the anode and cathode connections can be reversed by reversing (turning over) the diode chip 20 within the device 10.
  • a fourth metal (e.g. copper or copper/nickel) foil layer 112 is formed at an inner major surface of the second PPTC resistor 18 and is patterned into the major segment 48 having intimate electrical contact with the inner major surface of PPTC resistor 18 and with the terminal electrode 24. Upon assembly of device 10 the major segment 48 also becomes electrically connected to the anode electrode surface of the planar diode chip 20 by melt bonding of the solder layer 46, as already noted above.
  • the fourth patterned metal foil layer also includes a minor segment 50 in contact with a small area of the inner major surface of PPTC resistor 18 and in electrical contact with the terminal electrode 22.
  • a channel 51 is formed between, and electrically isolates, the major segment 48 and the minor segment 50, and during manufacturing of the device 10 the channel 41 becomes filled with a cured plastic dielectric material 72 filling in a gap or space otherwise remaining between exposed outer walls of the planar chip 20 and outer side walls of the device 10.
  • the rectangular cured plastic frame 72 essentially forms a box shaped container or recess for holding the chip 20 and for protecting and sealing the chip 20 against unwanted contact with ambient environmental conditions.
  • a fifth patterned metal (e.g. copper or copper/nickel) foil layer is formed at an outer major surface of the second PPTC resistor 18, and is patterned into a major segment 52 having intimate electrical contact with the outer major surface of PPTC resistor 18 and with the terminal electrode 22.
  • a minor segment 54 is also in contact with a small area of the outer major surface of resistor 18 and in electrical contact with the terminal electrode 24.
  • the lower outer dielectric layer 30 covers the segments 52 and 54.
  • a channel 55 is formed between, and electrically isolates, the major segment 52 and the minor segment 54, and the channel 55 is filled with dielectric material forming the insulative layer 30.
  • the channels 35, 41, 51 and 55 may be formed by using standard printed circuit patterning techniques, such as photolithography and wet etching, or machining, milling, stamping, or the like. After each channel is formed, it most preferably is filled with an electrically insulative dielectric material as already explained above.
  • the two PPTC structures 102 and 104 include plugged hole regions 120 and 122 filled with dielectric material.
  • the isolation regions 120 and 122 are provided in the structures 102 and 104 to isolate the electrical via and terminal electrode 26 from the PPTC resistors 22 and 24. Plugged hole regions are needed at every terminal electrode location not directly connected to adjacent structure of the PPTC resistors 16 and 18.
  • the heat generating element such as semiconductor diode chip 20
  • the two PPTC laminar structures 102 and 104 are brought together, heat is applied, and the eutectic solder in layers 44 and 46 is permitted to remelt and bond plated major contact faces of the chip 20 to the facing patterned copper surface segments 36 and 48 of the structures 102 and 104.
  • encapsulant material 72 such as a curable plastic resin, is emplaced in the peripheral gap between the structures 102 and 104 and cured to solid phase, further to adhere the two structures 102 and 104 together, to seal the chip 20 from exposure to the ambient, and to form a dielectric peripheral frame.
  • the edge regions forming terminal electrodes 22, 24 and 26 are drilled to form semi-cylindrical vias 23, 25, and 27 (shown in Figures 2 and 6). These vias 23, 25, and 27 are then plated with a suitable conductor material, such as copper, tin or a copper alloy.
  • a sixth metal foil layer is formed at the outer surface of the top dielectric layer 28, and is patterned or etched to define terminal foil segments 56, 58 and 74. Segment 56 becomes part of terminal electrode 22; segment 58 is part of terminal electrode 24; and, segment 74 is part of terminal electrode 26.
  • a seventh foil layer is formed at the outer surface of bottom dielectric layer 30, and is patterned and etched to define terminal foil segments 60, 62, and 76. Segment 60 is part of terminal electrode 22; segment 62 is part of terminal electrode 24; and, segment 76 is part of terminal electrode 26.
  • Inner copper electrode layers 64, 68, and 78 are plated up at terminal locations 22, 24 and 26, respectively.
  • outer tin layers 66, 70, and 80 are plated over the copper layers 64, 68 and 78, respectively.
  • the plated layers 64 and 66 of electrode 22 extend over the foil segments 56 and 60; the plated layers 68 and 70 of electrode 24 extend over the foil segments 58 and 62; and, the plated layers 78 and 80 of electrode 26 extend over the foil segments 74 and 76 (as shown in Figure 4).
  • Lower outer surfaces 82, 84 and 86 of terminal electrodes 22, 24 and 26, respectively, enable the device 10 to be surface-mounted in conventional fashion, e.g., by flow or wave soldering, to an appropriately dimensioned and patterned printed circuit board forming a circuit arrangement including over voltage protection provided by device 10, such as the circuit shown in Figure 1, for example.
  • a surface-mountable multi-layer electrical circuit protection device 200 includes a PPTC resistor chip carrier 201 and a generally rectangular heat generating element such as a semiconductor die 218.
  • the heat generating element 218 is bonded to the carrier 201 in a well 245 which may be generally cylindrically shaped such that one terminal of the chip 218 is connected to terminal electrode 202, for example.
  • a strap interconnect 222 connects the other terminal of the chip 218 to a metallized extension 207 of the third terminal electrode 206 of the chip carrier 201 for example.
  • the completed device provides one PPTC resistor 216 and a heat generating element 218 in a circuit arrangement similar to the arrangement shown in Figure 1 (without the second parallel-connected PPTC resistor 18).
  • the chip carrier 201 is preferably formed as a generally rectangular shaped box structure comprising a central planar sheet of PPTC material forming PPTC resistor 216. As shown in the top plan views of Figures 7 and 10, the left edge wall 208 of the chip carrier 201 includes the first terminal electrode 202, and the right edge wall 210 of the chip carrier 201 includes the second terminal electrode 204 and the third terminal electrode 206 in a spaced-apart arrangement.
  • the carrier well 245, shown as generally cylindrical, is defined in a top face of the chip carrier 201 and is dimensioned to receive and connect a heat generating electrical element, such as a semiconductor die forming a zener diode 218, for example.
  • a bottom contact face of the die 218 is suitably plated or metallized so as to be directly bonded to an underlying recessed metal layer 261 (which extends from layer 260) via remelting of a suitable solder layer 220, which may be tin or tin/lead or tin/silver/copper, for example.
  • the layer 260 is formed upon another metal layer 248 which in turn is formed upon a metal foil layer 232 directly attached to the PPTC material layer 216.
  • the heat generating element e.g. semiconductor die 218, has a direct metal connection to the PPTC layer 216, thereby promoting efficient, rapid heat transfer and aiding the PPTC resistor 216 to trip to its protective, high resistance state.
  • the single PPTC layer 216 forms the substrate for the chip carrier 201.
  • Metal foils are bonded to outer major faces of the PPTC resistor layer 216.
  • a top metal foil is patterned to have a left side major segment 232 which connects to terminal electrode 202, and a right side minor segment 234 which connects to terminal electrode 204.
  • An etch channel 235 divides and separates the major segment 232 and minor segment 234 of the top foil.
  • a bottom metal foil is patterned to have a right side major segment 236 which connects to terminal electrode 204 and a left side major segment 238 which connects to terminal electrode 202.
  • An etch channel 239 divides and separates the major segment 236 from the minor segment 238.
  • Neither the top foil layer segments nor the bottom foil layer segments connect to terminal electrode 206 which is electrically isolated from the PPTC resistor 216 by dielectric material layer 239.
  • a layer 226 of dielectric material outwardly covers of the segments 232 and 234 of the top foil layer (except at the die well 245 where the layer 226 is removed).
  • a layer 240 of dielectric material covers the segments 236 and 238 of the bottom foil layer.
  • a metal layer comprising patterned segments 242, 244 and 246 is formed over the top dielectric layer 226, and a metal layer comprising patterned segments 254, 256 and 258 is formed over the bottom dielectric layer 240.
  • a metal layer 248 is formed over the segments 242 and 254 at terminal electrode 202.
  • a metal layer 250 is formed over segments 244 and 256 at terminal electrode 204.
  • a metal layer 252 is formed over segments 246 and 258 at terminal electrode 206.
  • the die carrier 201 is completed by forming an outer metal layer 260 at terminal electrode 202, an outer metal layer 262 at terminal electrode 204, and an outer metal layer 264, including top face extension 207, at terminal electrode 206.
  • the protection device 200 is assembled by placing the heat generating element, e.g. die 218, into the well 245; soldering the die 218 to the facing portion of metal layer 260 with solder material 220, and then soldering the interconnect 222 at one end to terminal extension 207 with a solder 223 and at another end to the outward face of the die 218 with solder 224.
  • An encapsulant material 228 is then formed over the assembled device 200 to provide mechanical rigidity and to seal the die 218 against exposure to ambient conditions and elements.
  • the electrical circuit protection device can be used with electronic equipment such as cell phones, digital cameras, and digital videodisc players to help protect against damage from an overvoltage condition caused by the connection of an incorrect power supply to an input port of the electronic equipment.
  • the PPTC device trips into a high resistance state, decreasing the current through the diode, and the diode limits voltage seen by the electronic equipment.
  • a multiplicity of chip carriers 201 in accordance with Figures 7 through 12 may be mass produced by the following method.
  • a PPTC laminate having a thickness of about 0.325 mm (0.0128 inch) was prepared by attaching a nickel/copper foil having a thickness of about 0.0356 mm (0.0014 inch) to both sides of a 0.254 mm (0.010 inch)-thick sheet of conductive polymer.
  • the conductive polymer was prepared by mixing about 40% by volume carbon black (RavenTM 430, available from Columbian Chemicals) with about 60% by volume high density polyethylene (ChevronTM 9659, available from Chevron), and then extruding into sheet and laminating under temperature and pressure in a continuous process.
  • the laminated sheet was then cut into individual laminate sheets of approximately 12 inch x 16 inch.
  • the laminate sheets were irradiated to 4.5Mrad using a 4.5 MeV electron beam.
  • the laminate sheets were drilled in an asymmetric pattern around the periphery to provide holes and slots to register the laminates in a known x-y orientation in the plane of the laminate. These registration holes and slots were used to align sheets relative to each other in forming a stack, and for subsequent alignment of the tooling for imaging, solder masking, and plating operations. Holes having a diameter of 0.124 mm (0.049 inch) were drilled to create apertures in the laminate.
  • One layer of resin coated copper (0.018 mm (0.0005 inch) thick copper foil coated with a 0.025 mm (0.001 inch) layer of epoxy, available from PolyClad) was also drilled with registration holes suitable for alignment; another of layer of the same resin coated copper was drilled with the alignment registration holes and in addition, drilled to create apertures having a diameter of 0.170 mm (0.067 inch).
  • the outer surfaces of both foil electrodes on the laminate were chemically stripped of nickel, then foil electrodes were patterned using an etching technique commonly used in the circuit board industry, so as to define the electrode features of the device, the residual electrode structures and pull-back features. The outer surface was then treated with a series of chemical baths to surface treat the copper panel surface for improved adhesion.
  • a stack was formed by positioning one layer of the resin coated copper on the bottom (resin side up), followed by one layer of an epoxy film with a thickness of 0.08 mm (0.003 inch) (I805-99F, available from Tech Film), the laminate layer, followed by the other layer of the resin coated copper which had been drilled with the extra apertures (resin side down).
  • a fixture was used to align the layers, and the stack was heated while under pressure to permanently attach the layers into a laminated structure and to force the epoxy to completely fill the apertures in the laminate.
  • the thickness of the stack formed was approximately 0.51 mm (0.020 inch).
  • both external metal foil layers on the stack were patterned using an etching technique consistent with normal PCB manufacturing methods, so as to define the residual conductive members, along with additional etched features which acted as registration fiducial marks for subsequent isolation processes.
  • the registration holes were used to make sure the pattern which was etched was properly aligned_with the internal layers which were etched previously.
  • a soldermask (Finedel DSR 2200 C-7, available from Tamura Kaken Co., Ltd.) was applied to one external metal foil layer of the stack, tack-cured, and then applied to the second external metal foil layer of the stack, and tack-cured. The soldermask was then imaged and developed The panel was then heated to fully cure the mask. The panel was electrolytically plated with tin in the solder pad regions for use in assembling the silicon die and interconnect onto this device substrate and for use in attaching the assembled devices onto circuit boards.
  • the panel was divided to produce the individual carrier substrates 201 by a saw, slicing the length of a panel in one direction and then rotating the panel 90 degrees and dicing the width of the panel in one direction, using the etched fiducial features on the laminate as saw locating marks.
  • the element carriers produced had dimensions of about 4.5 mm x 3.30 mm x 0.68 mm (0.177 inch x 0.130 inch x 0.027 inch).
  • solder paste Onto the isolated device substrates, a small amount of solder paste was applied on the surface which had the extra aperture in the resin coated copper, and into said aperture, and another small amount of solder paste was applied on the pad area which is connected to the isolated via.
  • a small nickel metal strap 222 was placed onto solder paste on the zener diode die and also the solder paste on the isolated via pad 207, such that it bridged the two and could later act as electrical interconnect.
  • This assembly was passed through a reflow oven to solder reflow the paste and complete the structure of each device 200.
  • the completed devices 200 are most preferably further sealed or coated with a dam & fill globtop or injection molded dielectric material 228 to further seal the zener die 218 and interconnect strap 222 from exposure to the environment.
  • the completed exemplary devices 200 had a resistance of about 0.101 ohm when measuring across the PPTC laminate (top foil layer 232, PPTC layer 216 and bottom foil layer 236). Following installation onto a printed circuit board by solder reflow, the exemplary device 200 had a resistance of about 0.164 ohm when measuring across the PPTC laminate. This device 200 tripped in about 0.090 second at 3.5A with a zener diode clamping voltage of about 7.2V.
EP06111842.8A 2005-03-28 2006-03-28 Composant électronique multi-couche monté en surface pour la protection d'un circuit électrique avec un élément actif entre des couches PPTC Active EP1708208B1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP10182815.0A EP2309520B1 (fr) 2005-03-28 2006-03-28 Circuit électrique avec un dispositif de protection à montage en surface et une méthode de sa fabrication

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US66576905P 2005-03-28 2005-03-28

Related Child Applications (3)

Application Number Title Priority Date Filing Date
EP10182815.0A Division EP2309520B1 (fr) 2005-03-28 2006-03-28 Circuit électrique avec un dispositif de protection à montage en surface et une méthode de sa fabrication
EP10182815.0A Previously-Filed-Application EP2309520B1 (fr) 2005-03-28 2006-03-28 Circuit électrique avec un dispositif de protection à montage en surface et une méthode de sa fabrication
EP10182815.0A Division-Into EP2309520B1 (fr) 2005-03-28 2006-03-28 Circuit électrique avec un dispositif de protection à montage en surface et une méthode de sa fabrication

Publications (2)

Publication Number Publication Date
EP1708208A1 true EP1708208A1 (fr) 2006-10-04
EP1708208B1 EP1708208B1 (fr) 2018-05-09

Family

ID=36636511

Family Applications (2)

Application Number Title Priority Date Filing Date
EP06111842.8A Active EP1708208B1 (fr) 2005-03-28 2006-03-28 Composant électronique multi-couche monté en surface pour la protection d'un circuit électrique avec un élément actif entre des couches PPTC
EP10182815.0A Active EP2309520B1 (fr) 2005-03-28 2006-03-28 Circuit électrique avec un dispositif de protection à montage en surface et une méthode de sa fabrication

Family Applications After (1)

Application Number Title Priority Date Filing Date
EP10182815.0A Active EP2309520B1 (fr) 2005-03-28 2006-03-28 Circuit électrique avec un dispositif de protection à montage en surface et une méthode de sa fabrication

Country Status (6)

Country Link
US (2) US8183504B2 (fr)
EP (2) EP1708208B1 (fr)
JP (2) JP2006279045A (fr)
KR (1) KR20060103864A (fr)
CN (1) CN1848308B (fr)
TW (1) TWI469465B (fr)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008110350A1 (fr) * 2007-03-12 2008-09-18 Varta Microbattery Gmbh Dispositif de commande d'une opération de charge d'un élément galvanique
TWI484507B (zh) * 2013-08-13 2015-05-11 Cyntec Co Ltd 電阻裝置
US9305687B2 (en) 2010-05-13 2016-04-05 Cyntec Co., Ltd. Current sensing resistor
EP3059761A3 (fr) * 2015-02-17 2016-11-02 SFI Electronics Technology Inc. Composant à montage en surface avec une ou plusieurs puces entre deux cartes de circuit imprimé et procédé de production de celui-ci
TWI707515B (zh) * 2018-05-15 2020-10-11 富致科技股份有限公司 複合式電路保護裝置

Families Citing this family (65)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006310512A (ja) * 2005-04-28 2006-11-09 Sanyo Electric Co Ltd 化合物半導体スイッチ回路装置
TWI427646B (zh) 2006-04-14 2014-02-21 Bourns Inc 具表面可裝設配置之傳導聚合物電子裝置及其製造方法
JP2008152693A (ja) * 2006-12-20 2008-07-03 Nec Access Technica Ltd 情報処理装置
US7723962B2 (en) 2007-03-23 2010-05-25 Freescale Semiconductor, Inc. High voltage protection for a thin oxide CMOS device
US8493744B2 (en) * 2007-04-03 2013-07-23 Tdk Corporation Surface mount devices with minimum lead inductance and methods of manufacturing the same
TWI355068B (en) * 2008-02-18 2011-12-21 Cyntec Co Ltd Electronic package structure
US9001527B2 (en) * 2008-02-18 2015-04-07 Cyntec Co., Ltd. Electronic package structure
US8824165B2 (en) * 2008-02-18 2014-09-02 Cyntec Co. Ltd Electronic package structure
KR20090102555A (ko) * 2008-03-26 2009-09-30 삼성전자주식회사 전기적 퓨즈 소자 및 그 동작방법
DE102008024481B4 (de) * 2008-05-21 2021-04-15 Tdk Electronics Ag Elektrische Bauelementanordnung
TWI411087B (zh) * 2009-12-30 2013-10-01 Unimicron Technology Corp 抗靜電之電路結構及製造方法
CN102201395B (zh) * 2010-03-25 2013-05-08 方伟光 具防突波功能的多层式半导体组件封装结构及其制作方法
US9019674B2 (en) 2010-11-23 2015-04-28 Fairchild Semiconductor Corporation Input power port protection component
US9089010B2 (en) * 2010-11-29 2015-07-21 Weiss Controls, Inc. Heater wire safety circuit
KR101676019B1 (ko) * 2010-12-03 2016-11-30 삼성전자주식회사 조명용 광원 및 그 제조방법
US8861164B2 (en) 2011-02-04 2014-10-14 Fairchild Semiconductor Corporation Integrated overdrive and overvoltage protection device
CN102683327A (zh) * 2011-03-18 2012-09-19 泰科电子公司 片型电路保护器件
KR101719861B1 (ko) * 2011-05-02 2017-03-24 타이코 일렉트로닉스 저팬 지.케이. Ptc 디바이스
US20130021704A1 (en) * 2011-07-20 2013-01-24 Polytronics Technology Corp. Over-current and over-temperature protection device
CN102931646B (zh) * 2011-08-09 2015-09-30 瑞侃电子(上海)有限公司 电路保护器件及其制作方法
CA2847429C (fr) * 2011-08-30 2018-07-31 Watlow Electric Manufacturing Company Systeme de reseau thermique
EP2567658A1 (fr) * 2011-09-06 2013-03-13 Koninklijke Philips Electronics N.V. Instrument interventionnel et non interventionnel pour une utilisation dans un appareil d'IRM
EP2756572B1 (fr) * 2011-09-16 2016-12-28 Siemens Aktiengesellschaft Dispositif et procédé de protection d'un consommateur
JP2013153130A (ja) * 2011-12-28 2013-08-08 Rohm Co Ltd チップ抵抗器
US20130196539A1 (en) * 2012-01-12 2013-08-01 John Mezzalingua Associates, Inc. Electronics Packaging Assembly with Dielectric Cover
US8995104B2 (en) 2012-03-20 2015-03-31 Apple Inc. Electrical over-current protection device
US9450401B2 (en) 2012-03-20 2016-09-20 Apple Inc. Controlling a thermally sensitive over-current protector
EP2901492A4 (fr) * 2012-09-25 2016-06-22 Pst Sensors Pty Ltd Transistor de commutation de courant
TWI441201B (zh) 2012-09-28 2014-06-11 Polytronics Technology Corp 表面黏著型過電流保護元件
US9082737B2 (en) * 2012-11-15 2015-07-14 Infineon Technologies Ag System and method for an electronic package with a fail-open mechanism
US10840005B2 (en) 2013-01-25 2020-11-17 Vishay Dale Electronics, Llc Low profile high current composite transformer
US9112346B2 (en) 2013-03-14 2015-08-18 Fairchild Semiconductor Corporation Input power protection
US9172239B2 (en) 2013-03-15 2015-10-27 Fairchild Semiconductor Corporation Methods and apparatus related to a precision input power protection device
DE102013211466A1 (de) * 2013-06-19 2014-12-24 BSH Bosch und Siemens Hausgeräte GmbH Elektrisches Gerät mit einer elektrischen Schutzvorrichtung
TWI501363B (zh) * 2014-01-10 2015-09-21 Sfi Electronics Technology Inc 一種小型化表面黏著型二極體封裝元件及其製法
CN204012692U (zh) * 2014-08-12 2014-12-10 泰科电子(上海)有限公司 电路保护器件
US9735147B2 (en) 2014-09-15 2017-08-15 Fairchild Semiconductor Corporation Fast and stable ultra low drop-out (LDO) voltage clamp device
US10679965B2 (en) * 2015-02-04 2020-06-09 Zowie Technology Corporation Semiconductor package structure with preferred heat dissipating efficacy without formation of short circuit
KR101814927B1 (ko) 2016-07-13 2018-01-04 공주대학교 산학협력단 소켓아웃렛 및 그 소켓아웃렛의 인터로크 장치
WO2017023111A2 (fr) * 2015-08-03 2017-02-09 공주대학교 산학협력단 Prise de courant et dispositif de verrouillage pour prise de courant
CN105225778A (zh) * 2015-09-29 2016-01-06 上海神沃电子有限公司 一种电路保护元件及其制造工艺
CN105679738B (zh) * 2016-03-24 2019-09-06 禾邦电子（中国）有限公司 片式整流元件及其生产工艺
US20170325327A1 (en) * 2016-04-07 2017-11-09 Massachusetts Institute Of Technology Printed circuit board for high power components
CN105655262A (zh) * 2016-04-07 2016-06-08 禾邦电子（中国）有限公司 半导体整流元件的封装结构及封装方法
US10998124B2 (en) 2016-05-06 2021-05-04 Vishay Dale Electronics, Llc Nested flat wound coils forming windings for transformers and inductors
TWI597754B (zh) * 2016-05-20 2017-09-01 聚鼎科技股份有限公司 保護元件及其電路保護裝置
JP7160438B2 (ja) 2016-08-31 2022-10-25 ヴィシェイ デール エレクトロニクス エルエルシー 低い直流抵抗を有す高電流コイルを備えた誘導子
US10181715B2 (en) * 2016-10-05 2019-01-15 Polytronics Technology Corp. Protection device and circuit protection apparatus containing the same
CN109891680B (zh) * 2016-11-04 2021-11-16 阿莫技术有限公司 功能性接触器
US10177081B2 (en) * 2017-01-13 2019-01-08 Littlefuse, Inc. Thyristor and thermal switch device and assembly techniques therefor
CN109216030B (zh) * 2017-07-04 2020-09-11 卓英社有限公司 复合功能元件
CN107706176B (zh) * 2017-08-13 2023-10-24 广东百圳君耀电子有限公司 集成保护电路元件
US20190104568A1 (en) * 2017-09-29 2019-04-04 Rosemount Aerospace Inc. Self-regulating heater compensation
TWI651747B (zh) * 2017-10-19 2019-02-21 聚鼎科技股份有限公司 保護元件及其電路保護裝置
CN109727833B (zh) * 2017-10-30 2021-07-30 聚鼎科技股份有限公司 保护元件及其电路保护装置
TWI661456B (zh) * 2018-07-31 2019-06-01 聚鼎科技股份有限公司 保護元件
CN110828254B (zh) * 2018-08-07 2022-11-25 聚鼎科技股份有限公司 保护元件
US11032908B2 (en) 2019-06-07 2021-06-08 Uop Llc Circuit board, assembly and method of assembling
US11289902B2 (en) * 2020-03-30 2022-03-29 Fuzetec Technology Co., Ltd. Composite circuit protection device
TWI809273B (zh) * 2020-05-08 2023-07-21 富致科技股份有限公司 複合式電路保護裝置
CN111912772B (zh) * 2020-07-08 2023-06-20 肇庆理士电源技术有限公司 基于新型材料pptc的极板阳极热电电化学性能的测试方法
US11335479B1 (en) * 2021-01-06 2022-05-17 Fuzetec Technology Co., Ltd. Composite circuit protection device
US11948724B2 (en) 2021-06-18 2024-04-02 Vishay Dale Electronics, Llc Method for making a multi-thickness electro-magnetic device
CN114143956A (zh) * 2021-10-21 2022-03-04 华为技术有限公司 封装结构及其制备方法、封装模组和电子装置
TWI812203B (zh) * 2022-05-05 2023-08-11 創意電子股份有限公司 探針卡裝置及其電路保護組件

Citations (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3708720A (en) 1973-01-02 1973-01-02 Franklin Electric Co Inc Semiconductor thermal protection
US4237441A (en) 1978-12-01 1980-12-02 Raychem Corporation Low resistivity PTC compositions
US4459632A (en) * 1980-11-25 1984-07-10 U.S. Philips Corporation Voltage-limiting circuit
US4545926A (en) 1980-04-21 1985-10-08 Raychem Corporation Conductive polymer compositions and devices
US4724417A (en) 1985-03-14 1988-02-09 Raychem Corporation Electrical devices comprising cross-linked conductive polymers
US4774024A (en) 1985-03-14 1988-09-27 Raychem Corporation Conductive polymer compositions
US4935156A (en) 1981-09-09 1990-06-19 Raychem Corporation Conductive polymer compositions
US5049850A (en) 1980-04-21 1991-09-17 Raychem Corporation Electrically conductive device having improved properties under electrical stress
US5250228A (en) 1991-11-06 1993-10-05 Raychem Corporation Conductive polymer composition
US5378407A (en) 1992-06-05 1995-01-03 Raychem Corporation Conductive polymer composition
US5451919A (en) 1993-06-29 1995-09-19 Raychem Corporation Electrical device comprising a conductive polymer composition
US5701285A (en) 1994-12-07 1997-12-23 Olympus Optical Co., Ltd. Optical data reproducing apparatus
US5747147A (en) 1995-03-22 1998-05-05 Raychem Corporation Conductive polymer composition and device
WO1999039400A1 (fr) * 1998-01-31 1999-08-05 Oglesbee John W Dispositif de protection contre les surcharges et procede pour batteries rechargeables a base de lithium
US5994167A (en) 1997-05-21 1999-11-30 Zowie Technology Corporation Method of making a fiberglass reinforced resin plate
US6130597A (en) 1995-03-22 2000-10-10 Toth; James Method of making an electrical device comprising a conductive polymer
US6236302B1 (en) 1998-03-05 2001-05-22 Bourns, Inc. Multilayer conductive polymer device and method of manufacturing same
US6300859B1 (en) 1999-08-24 2001-10-09 Tyco Electronics Corporation Circuit protection devices
US6392528B1 (en) 1997-06-04 2002-05-21 Tyco Electronics Corporation Circuit protection devices
US20020125982A1 (en) 1998-07-28 2002-09-12 Robert Swensen Surface mount electrical device with multiple ptc elements
US20020162214A1 (en) 1999-09-14 2002-11-07 Scott Hetherton Electrical devices and process for making such devices
US6489879B1 (en) 1999-12-10 2002-12-03 National Semiconductor Corporation PTC fuse including external heat source
US6518731B2 (en) 1998-04-15 2003-02-11 Tyco Electronics Corporation Devices and methods for protection of rechargeable elements
US6640420B1 (en) 1999-09-14 2003-11-04 Tyco Electronics Corporation Process for manufacturing a composite polymeric circuit protection device
US6700766B2 (en) 2000-09-14 2004-03-02 Sony Corporation Overvoltage protection circuit with thermal fuse, zener diode, and posistor
EP1435682A1 (fr) * 2001-10-03 2004-07-07 Matsushita Electric Industrial Co., Ltd. Appareil electronique

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3976854A (en) * 1974-07-31 1976-08-24 Matsushita Electric Industrial Co., Ltd. Constant-temperature heater
US4780598A (en) 1984-07-10 1988-10-25 Raychem Corporation Composite circuit protection devices
ATE48345T1 (de) 1985-09-10 1989-12-15 Semitron Cricklade Ltd System zum unterdruecken von transienten ueberspannungen.
JPS62152407A (ja) * 1985-12-27 1987-07-07 東レ株式会社 クツシヨン体
JPS62152407U (fr) 1986-03-19 1987-09-28
US5488348A (en) * 1993-03-09 1996-01-30 Murata Manufacturing Co., Ltd. PTC thermistor
JPH09162004A (ja) * 1995-12-13 1997-06-20 Murata Mfg Co Ltd 正特性サーミスタ素子
JPH10144506A (ja) 1996-11-06 1998-05-29 Tdk Corp 過電流過電圧保護素子
US5955960A (en) 1997-03-24 1999-09-21 Jean-Luc Monnier Tamper resistant electronic lock and method of using same
US6020808A (en) * 1997-09-03 2000-02-01 Bourns Multifuse (Hong Kong) Ltd. Multilayer conductive polymer positive temperature coefficent device
US6172591B1 (en) * 1998-03-05 2001-01-09 Bourns, Inc. Multilayer conductive polymer device and method of manufacturing same
US6606023B2 (en) * 1998-04-14 2003-08-12 Tyco Electronics Corporation Electrical devices
JP2001052903A (ja) * 1999-08-04 2001-02-23 Sony Chem Corp 保護素子
US6510032B1 (en) 2000-03-24 2003-01-21 Littelfuse, Inc. Integrated overcurrent and overvoltage apparatus for use in the protection of telecommunication circuits
US6628498B2 (en) 2000-08-28 2003-09-30 Steven J. Whitney Integrated electrostatic discharge and overcurrent device
US7180719B2 (en) 2000-08-28 2007-02-20 Littelfuse, Inc. Integrated overvoltage and overcurrent device
JP3819703B2 (ja) * 2000-11-20 2006-09-13 三洋電機株式会社 電池の保護部品と保護部品を有するパック電池
WO2005004173A1 (fr) * 2003-07-02 2005-01-13 Tyco Electronics Raychem K.K. Dispositif a coefficient de temperature positif (ptc) combine

Patent Citations (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3708720A (en) 1973-01-02 1973-01-02 Franklin Electric Co Inc Semiconductor thermal protection
US4237441A (en) 1978-12-01 1980-12-02 Raychem Corporation Low resistivity PTC compositions
US4545926A (en) 1980-04-21 1985-10-08 Raychem Corporation Conductive polymer compositions and devices
US5049850A (en) 1980-04-21 1991-09-17 Raychem Corporation Electrically conductive device having improved properties under electrical stress
US4459632A (en) * 1980-11-25 1984-07-10 U.S. Philips Corporation Voltage-limiting circuit
US4935156A (en) 1981-09-09 1990-06-19 Raychem Corporation Conductive polymer compositions
US4724417A (en) 1985-03-14 1988-02-09 Raychem Corporation Electrical devices comprising cross-linked conductive polymers
US4774024A (en) 1985-03-14 1988-09-27 Raychem Corporation Conductive polymer compositions
US5250228A (en) 1991-11-06 1993-10-05 Raychem Corporation Conductive polymer composition
US5378407A (en) 1992-06-05 1995-01-03 Raychem Corporation Conductive polymer composition
US5451919A (en) 1993-06-29 1995-09-19 Raychem Corporation Electrical device comprising a conductive polymer composition
US5701285A (en) 1994-12-07 1997-12-23 Olympus Optical Co., Ltd. Optical data reproducing apparatus
US5747147A (en) 1995-03-22 1998-05-05 Raychem Corporation Conductive polymer composition and device
US6130597A (en) 1995-03-22 2000-10-10 Toth; James Method of making an electrical device comprising a conductive polymer
US5994167A (en) 1997-05-21 1999-11-30 Zowie Technology Corporation Method of making a fiberglass reinforced resin plate
US6392528B1 (en) 1997-06-04 2002-05-21 Tyco Electronics Corporation Circuit protection devices
WO1999039400A1 (fr) * 1998-01-31 1999-08-05 Oglesbee John W Dispositif de protection contre les surcharges et procede pour batteries rechargeables a base de lithium
US6236302B1 (en) 1998-03-05 2001-05-22 Bourns, Inc. Multilayer conductive polymer device and method of manufacturing same
US6518731B2 (en) 1998-04-15 2003-02-11 Tyco Electronics Corporation Devices and methods for protection of rechargeable elements
US20020125982A1 (en) 1998-07-28 2002-09-12 Robert Swensen Surface mount electrical device with multiple ptc elements
US6300859B1 (en) 1999-08-24 2001-10-09 Tyco Electronics Corporation Circuit protection devices
US20020162214A1 (en) 1999-09-14 2002-11-07 Scott Hetherton Electrical devices and process for making such devices
US6640420B1 (en) 1999-09-14 2003-11-04 Tyco Electronics Corporation Process for manufacturing a composite polymeric circuit protection device
US6489879B1 (en) 1999-12-10 2002-12-03 National Semiconductor Corporation PTC fuse including external heat source
US6700766B2 (en) 2000-09-14 2004-03-02 Sony Corporation Overvoltage protection circuit with thermal fuse, zener diode, and posistor
EP1435682A1 (fr) * 2001-10-03 2004-07-07 Matsushita Electric Industrial Co., Ltd. Appareil electronique

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008110350A1 (fr) * 2007-03-12 2008-09-18 Varta Microbattery Gmbh Dispositif de commande d'une opération de charge d'un élément galvanique
US9305687B2 (en) 2010-05-13 2016-04-05 Cyntec Co., Ltd. Current sensing resistor
TWI484507B (zh) * 2013-08-13 2015-05-11 Cyntec Co Ltd 電阻裝置
EP3059761A3 (fr) * 2015-02-17 2016-11-02 SFI Electronics Technology Inc. Composant à montage en surface avec une ou plusieurs puces entre deux cartes de circuit imprimé et procédé de production de celui-ci
TWI707515B (zh) * 2018-05-15 2020-10-11 富致科技股份有限公司 複合式電路保護裝置

Also Published As

Publication number Publication date
US8183504B2 (en) 2012-05-22
JP2006279045A (ja) 2006-10-12
TW200703837A (en) 2007-01-16
JP2012138608A (ja) 2012-07-19
CN1848308A (zh) 2006-10-18
EP2309520B1 (fr) 2018-05-23
US20060215342A1 (en) 2006-09-28
TWI469465B (zh) 2015-01-11
EP1708208B1 (fr) 2018-05-09
KR20060103864A (ko) 2006-10-04
EP2309520A3 (fr) 2013-12-04
CN1848308B (zh) 2011-07-06
EP2309520A2 (fr) 2011-04-13
US20120227229A1 (en) 2012-09-13
US9029741B2 (en) 2015-05-12

Similar Documents

Publication Publication Date Title
US9029741B2 (en) Surface mount multi-layer electrical circuit protection device with active element between PPTC layers
EP1573753B1 (fr) Dispositif a polymere conducteur encapsule et procede pour le produire
KR101063994B1 (ko) 전기 장치 및 이러한 장치를 제조하기 위한 방법
US7180719B2 (en) Integrated overvoltage and overcurrent device
JP3757419B2 (ja) 可変電圧保護構造及びその製造方法
US20060152329A1 (en) Conductive polymer device and method of manufacturing same
US20050207133A1 (en) Embedded power management control circuit
CA2665361C (fr) Dispositif de puissance en plastique de grande superficie pour montage en surface
WO2003103355A1 (fr) Substrat multicouche composite et module dans lequel ledit substrat est utilise
EP2022301B1 (fr) Ensemble électrique
WO2018218658A1 (fr) Composants de protection intégrés à une carte de circuit imprimé
CN212907709U (zh) 二极管器件结构
KR101075664B1 (ko) 칩 저항기 및 이의 제조 방법
US20060055501A1 (en) Conductive polymer device and method of manufacturing same
CN100448133C (zh) 过电流保护装置及其制作方法

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA HR MK YU

17P Request for examination filed

Effective date: 20070330

17Q First examination report despatched

Effective date: 20070507

AKX Designation fees paid

Designated state(s): DE FR GB

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: TE CONNECTIVITY CORPORATION

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: LITTELFUSE, INC.

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 602006055346

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: H01C0007020000

Ipc: H01C0001148000

RIC1 Information provided on ipc code assigned before grant

Ipc: H02H 9/04 20060101ALI20171004BHEP

Ipc: H01C 7/02 20060101ALI20171004BHEP

Ipc: H01C 7/18 20060101ALI20171004BHEP

Ipc: H02H 3/10 20060101ALI20171004BHEP

Ipc: H02H 9/02 20060101ALI20171004BHEP

Ipc: H01C 1/148 20060101AFI20171004BHEP

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTG Intention to grant announced

Effective date: 20171116

GRAJ Information related to disapproval of communication of intention to grant by the applicant or resumption of examination proceedings by the epo deleted

Free format text: ORIGINAL CODE: EPIDOSDIGR1

INTC Intention to grant announced (deleted)
GRAR Information related to intention to grant a patent recorded

Free format text: ORIGINAL CODE: EPIDOSNIGR71

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

INTG Intention to grant announced

Effective date: 20180227

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602006055346

Country of ref document: DE

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602006055346

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20190212

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20230208

Year of fee payment: 18

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20230202

Year of fee payment: 18

Ref country code: DE

Payment date: 20230131

Year of fee payment: 18

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230607