EP1437002A2 - System und verfahren zum übertragen digitaler daten - Google Patents

System und verfahren zum übertragen digitaler daten

Info

Publication number
EP1437002A2
EP1437002A2 EP02776771A EP02776771A EP1437002A2 EP 1437002 A2 EP1437002 A2 EP 1437002A2 EP 02776771 A EP02776771 A EP 02776771A EP 02776771 A EP02776771 A EP 02776771A EP 1437002 A2 EP1437002 A2 EP 1437002A2
Authority
EP
European Patent Office
Prior art keywords
evaluation unit
satellite
synchronization
clk
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP02776771A
Other languages
German (de)
English (en)
French (fr)
Inventor
Horst Belau
Ulrich Wagner
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Continental Automotive GmbH
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Publication of EP1437002A2 publication Critical patent/EP1437002A2/de
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/20—Adaptations for transmission via a GHz frequency band, e.g. via satellite
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/18—Closed-circuit television [CCTV] systems, i.e. systems in which the video signal is not broadcast
    • H04N7/181—Closed-circuit television [CCTV] systems, i.e. systems in which the video signal is not broadcast for receiving images from a plurality of remote sources

Definitions

  • the invention relates to a system for transmitting digital data with an evaluation unit, a plurality of satellite systems, which are connected to the evaluation unit for transmitting data, and a serial interface between the evaluation unit and the satellite systems.
  • the invention further relates to a method for transmitting digital data from a plurality of satellite systems to an evaluation unit which is connected to the satellite systems, in which data are transmitted from the satellite systems to the evaluation unit via a serial interface.
  • the invention further relates to uses of systems for transmitting digital data.
  • Generic systems and generic methods are used, for example, for the transmission of digital image data.
  • camera systems are provided as satellite systems, and the image data are transmitted from the individual camera systems via line connections to a central evaluation unit. It is often desirable to transmit data over a greater distance, for example over several meters.
  • standards have been developed, such as LVDS ("Low Voltage Differential Signaling").
  • LVDS Low Voltage Differential Signaling
  • a disadvantage of such systems is that a large number of lines is required, since one pair of lines is required per channel.
  • the invention builds on the generic system in that synchronization units for synchronizing Transmission clocks of the data transmissions from the satellite systems to the evaluation unit are provided such that a synchronization unit is assigned to each satellite system and that the synchronization units individually synchronize the transmission clocks of the satellite systems recorded by the evaluation unit based on a system clock of the evaluation unit.
  • synchronization of the satellite systems with one another and the satellite systems with the evaluation unit is a difficult undertaking.
  • synchronization would be carried out in such a way that the evaluation unit sends its clock to the satellite systems and they work with the same clock.
  • the system clock of the evaluation unit must be passed on to the satellite systems over a certain cable route and via transmitter and receiver modules.
  • the cable length and environmental conditions such as the temperature
  • there are again phase shifts which can sometimes be of the order of a cycle period.
  • the data transmitted from the satellite systems to the evaluation unit that is to say for example the image data, also experience additional phase shifts due to the transmission over the cable route.
  • the result is an undetermined phase shift that can lead to system failure.
  • the present invention eliminates all of these problems. It is provided that a synchronization unit is assigned to each satellite system, so that an individual synchronization of the satellite systems can take place on the basis of the system clock of the evaluation unit.
  • This system differs from the mere passing on of the system clock to the satellite systems in that the transmission clocks of the satellite systems recorded by the evaluation unit are individually synchronized. So it will not only pass on a system clock to the satellite systems. Rather, on the basis of the actually individual clock synchronization of the satellite systems.
  • the system is based on the invention in an advantageous manner in that the synchronization units are arranged spatially at or in the evaluation unit. In this way, the synchronization takes place in the spatial area in which the system clock is available on the one hand and where on the other hand the transmission clocks of the satellite systems detected by the evaluation unit are present. Therefore, the clock that is decisive for the construction of the parallel data is compared directly with the system clock.
  • each synchronization unit receives the clock received from the evaluation unit of the satellite system assigned to it as an input signal, that each synchronization unit receives the system clock of the evaluation unit as an input signal, and that each synchronization unit receives an output signal for influencing the phase position of the transmission clock of the satellite system assigned to it.
  • the output signal can provide the phase position individually for each satellite system as a function of the transmission clock detected by the evaluation unit and the system clock.
  • the invention is developed in a particularly advantageous manner in that the evaluation unit for each satellite system has a transmitter, that the evaluation unit for each satellite system has a receiver, that each
  • Satellite system has a receiver that is connected to a transmitter of the evaluation unit, that each satellite system has a transmitter that is connected to a receiver of the evaluation unit that transmits data to be evaluated via the connection between the transmitter of a satellite system and the assigned receiver of the evaluation unit and that about the connection between a transmitter of the Evaluation unit and the receiver of the assigned satellite system signals for synchronization of the transmission clocks of the satellite systems are sent.
  • the system can transmit data from the satellite systems to the evaluation unit. Unaffected by this, the signals required for synchronization can be sent via a further connection between the evaluation unit and the satellite systems.
  • each satellite system is connected to the evaluation unit via two line pairs.
  • One pair of lines is provided for sending the signals required for synchronization.
  • the other pair of lines is used to transfer data.
  • LVDS Low Voltage Differential Signaling
  • LVDS Low Voltage Differential Signaling
  • the connection technology can be used as the connection technology, the number of lines being able to be reduced due to the use of a serial interface.
  • the serial data can be reconstructed into parallel data without any problems due to the synchronization of the individual satellite systems with the system clock.
  • control signals for influencing functions of the satellite systems are sent via the connection between a transmitter of the evaluation unit and the receiver of the assigned satellite system.
  • the connections for transmitting the signals required for the synchronization can therefore be sent via the same connecting lines as control signals, for example for setting the exposure time of cameras.
  • These control signals do not necessarily have to be transmitted in synchronized fashion since the data rate of the control signals is considerably lower than that of the transmitted data.
  • control signals can be sent at rates of 200 kHz, while data rates between 10 MHz and 80 MHz are possible.
  • the evaluation unit has a microcontroller. Such a microcontroller processes the received data, the processing taking place on the basis of a system clock. This system clock is still used for the synchronization of the satellite systems.
  • the invention is developed in a particularly advantageous manner in that the synchronization units are implemented as PLL circuits (“phase locked loops”).
  • PLL circuits phase locked loops
  • the transmission clocks of the satellite systems can be locked to the system clock depending on the clock detected by the evaluation unit.
  • An individual synchronization of the satellite systems to a common cycle can thus advantageously be carried out.
  • the invention can also advantageously be developed in such a way that the evaluation unit has an FPGA ("Field Programmable Gate Array”) and that the FPGA has DLL circuits ("Delay Locked Loop”) which are used as synchronization units.
  • FPGA-type circuits often include interlocking integrated circuits so that synchronization can be provided without the need for additional components using these DLL circuits.
  • the invention is particularly advantageous in that the satellite systems are camera systems.
  • a synchronization of the large occurring data to be transmitted is particularly useful in image data transmission.
  • the present invention also has its advantages in the case when the satellite systems are sensor systems. Numerous different sensors are conceivable that deliver their information to a central evaluation unit. Whenever a synchronous detection of the If transmitted data is desired, the advantages of the present invention come into play.
  • the invention builds on the generic method in that transmission clocks of the data transmissions from the satellite systems are synchronized to the evaluation unit and that the transmission clocks of the satellite systems are individually synchronized on the basis of a system clock of the evaluation unit by synchronization units.
  • the advantages of the system according to the invention also come into effect in the context of a method. This also applies to the preferred embodiments of the method according to the invention described below.
  • the method can advantageously be further developed in that the synchronization takes place spatially at or in the evaluation unit.
  • each synchronization unit receives the clock of the satellite system assigned to it from the evaluation unit as an input signal, that each synchronization unit receives the system clock of the evaluation unit as an input signal, and that each synchronization unit receives an output signal to influence the Outputs phase of the transmission clock of the satellite system assigned to it.
  • the evaluation unit has a transmitter for each satellite system, that the evaluation unit has a receiver for each satellite system, that each satellite system has a receiver that is connected to a transmitter of the evaluation unit, that each satellite system Has transmitter which is connected to a receiver of the evaluation unit, that data to be evaluated are transmitted via the connection between the transmitter of a satellite system and the assigned receiver of the evaluation unit and that signals are connected via the connection between a transmitter of the evaluation unit and the receiver of the assigned satellite system to synchronize the transmission clocks of the satellite system.
  • control signals for influencing functions of the satellite systems are sent via the connection between a transmitter of the evaluation unit and the receiver of the assigned satellite system.
  • PLL phase locked loop
  • the evaluation unit has an FGPA ("Field Programmable Gate Array”) and that the FGPA has DLL circuits ("Delay Locked Loop”) that are used as synchronization units.
  • FGPA Field Programmable Gate Array
  • DLL circuits Double Locked Loop
  • the method according to the invention is also advantageously developed in that in addition to the system clock the evaluation unit further clock information of the satellite systems is taken into account.
  • the invention further relates to the use of a system according to the invention for monitoring blind spots in a motor vehicle. This can be accomplished, for example, by inserting a camera in each of the two exterior mirrors. The cameras are supplied with the clock and the configuration signals that are specifically adapted in their phase via an LVDS line pair. About a second
  • LVDS line pairs are then transmitted, for example, 8-bit gray values.
  • the invention also consists in the use of a system according to the invention for seat position detection in a motor vehicle.
  • a seat position detection can likewise advantageously be carried out by two or more cameras, so that the information can advantageously be implemented by an evaluation unit.
  • the invention further relates to the use of a system for lane detection according to the invention.
  • image data or, for example, radar data can be evaluated.
  • the invention is based on the finding that, due to the individual synchronization of the individual satellite systems with respect to the system clock of an evaluation unit, the configuration of the connected satellites is possible via a serial interface. For example, SPI or I 2 C interfaces are possible. It is possible for all satellites to deliver data to the evaluation unit synchronously with the clock of the evaluation unit, which means that expensive FIFO buffers in particular are unnecessary. It is possible to do any To connect the satellite system to the evaluation unit via two line pairs, whereby line pairs of up to 10 m in length can be used using LVDS line technology.
  • Figure 1 is a schematic block diagram of a system according to the invention.
  • FIG. 1 shows a schematic block diagram of a system according to the invention. This is described by way of example with the aid of such a system in which the satellite systems are camera systems, in which image data are read out serially by an evaluation unit 10 and are made available by the camera systems 12, 14.
  • the first camera system 12 comprises a camera 50, an LVDS receiver 32 and an LVDS transmitter 36.
  • the second camera system 14 comprises a camera 52, an LVDS receiver 34 and an LVDS transmitter 38.
  • For communication with the ge - Named receivers 32, 34 and transmitters 36, 38 are in the evaluation unit 10 an LVDS transmitter 24 and an LVDS receiver 28 for communication with the first camera system 12 and an LVDS transmitter 26 and an LVDS receiver 30 for communication provided with the second camera system 14.
  • An interface 16 is made available by the transmitter and receiver mentioned.
  • the data transmission Datal from the first camera system 12 to the evaluation unit 10 takes place via an LVDS line pair 40.
  • the data transmission Data2 from the second camera system 14 to the evaluation unit 10 takes place via a further LVDS line pair 42.
  • control signal Cntrll are transmitted from the evaluation unit 10 to the first camera system 12.
  • Ü Control signals Cntrl2 are sent from the evaluation unit 10 to the second camera system 14 via a further pair of LVDS lines 46.
  • Line pair 44 continues to send a clock signal clk_tranl to the first camera system 12.
  • a clock signal clk_tran2 is sent to the second camera system via the LVDS line pair 46.
  • These clock signals clk_tranl, clk_tran2 are output signals from two synchronization units 18, 20, a first synchronization unit 18 being assigned to the first camera system 12 and a second synchronization unit 20 being assigned to the second camera system 14.
  • a clock signal clk_recl detected by the evaluation unit 10 is transmitted from the receiver 28 to the synchronization unit 18.
  • the synchronization unit 18 also receives the system clock 22 as a signal clk_ref.
  • the synchronization unit 18 can effect a targeted phase adaptation of the clock clk_recl received by the evaluation unit 10 to the system clock clk_ref.
  • the evaluation unit 10 receives a clock signal clk_rec2, which is forwarded by the receiver 30 to the synchronization unit 20.
  • the synchronization unit 20 also receives the system clock clk_ref.
  • the clock clk_rec2 can thus also be adapted to the system clock clk_ref by a targeted phase shift.
  • the synchronization units 18, 20 are preferably implemented as PLL circuits, so that the phases of the signals detected by the evaluation unit 10 can be locked with respect to the system clock.

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Astronomy & Astrophysics (AREA)
  • General Physics & Mathematics (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
EP02776771A 2001-10-04 2002-10-02 System und verfahren zum übertragen digitaler daten Withdrawn EP1437002A2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE10148878 2001-10-04
DE10148878A DE10148878B4 (de) 2001-10-04 2001-10-04 System und Verfahren zum Übertragen digitaler Daten
PCT/DE2002/003739 WO2003032641A2 (de) 2001-10-04 2002-10-02 System und verfahren zum übertragen digitaler daten

Publications (1)

Publication Number Publication Date
EP1437002A2 true EP1437002A2 (de) 2004-07-14

Family

ID=7701321

Family Applications (1)

Application Number Title Priority Date Filing Date
EP02776771A Withdrawn EP1437002A2 (de) 2001-10-04 2002-10-02 System und verfahren zum übertragen digitaler daten

Country Status (6)

Country Link
US (1) US20050105636A1 (ko)
EP (1) EP1437002A2 (ko)
JP (1) JP2005506006A (ko)
KR (1) KR100895351B1 (ko)
DE (1) DE10148878B4 (ko)
WO (1) WO2003032641A2 (ko)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050046458A1 (en) * 2003-08-28 2005-03-03 Schroeder Charles G. Digital delay elements constructed in a programmable logic device
US7675336B1 (en) * 2004-12-17 2010-03-09 Altera Corporation Clock duty cycle recovery circuit
DE102012108696B4 (de) 2012-09-17 2020-08-06 Wago Verwaltungsgesellschaft Mbh Datenbusteilnehmer und Verfahren zur Synchronisation von Datenbusteilnehmern
JP2020167634A (ja) * 2019-03-29 2020-10-08 ソニーセミコンダクタソリューションズ株式会社 送信装置、受信装置、及び伝送システム

Family Cites Families (65)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3410188C2 (de) * 1984-03-20 1986-10-23 Philips Patentverwaltung Gmbh, 2000 Hamburg Verfahren und Schaltungsanordnung zur Taktkorrektur in einer digitalen Datenübertragungseinrichtung
CA1242283A (en) * 1984-11-30 1988-09-20 Ikio Yoshida Serial interface system flexibly applicable to a one- to-plurality connection
US4779087A (en) * 1985-02-13 1988-10-18 Fujitsu Limited Loop transmission system with frame synchronization control
US4873703A (en) * 1985-09-27 1989-10-10 Hewlett-Packard Company Synchronizing system
US4782499A (en) * 1986-09-29 1988-11-01 Rockwell International Corporation Automatic alignment of a synchronous data system using a local reference clock and external clock with an unknown delay between the two clocks
JPS63136852A (ja) * 1986-11-28 1988-06-09 Sony Corp 信号伝送システム
JPH0267033A (ja) * 1988-09-01 1990-03-07 Fujitsu Ltd 網同期システム
CA2047641C (en) * 1991-07-23 2000-01-11 Ed Gancarcik Basic rate interface
US5307381A (en) * 1991-12-27 1994-04-26 Intel Corporation Skew-free clock signal distribution network in a microprocessor
DE4390991T1 (de) * 1992-03-06 1995-02-23 Rambus Inc Verfahren und Schaltungsanordnung zum Minimieren der Takt-Daten-Schieflage in einem Bussystem
US5452330A (en) * 1992-07-06 1995-09-19 Digital Equipment Corporation Bus-oriented switching system for asynchronous transfer mode
JPH06188850A (ja) * 1992-10-23 1994-07-08 Fujitsu Ltd データ転送方式及びデータ転送装置
US5864592A (en) * 1992-11-03 1999-01-26 Pairgain Technologies, Inc. Timing recovery system for digital subscriber line transceivers
US5361398A (en) * 1993-01-29 1994-11-01 Motorola, Inc. Method and apparatus for transmission path delay measurements using adaptive demodulation
KR950002242A (ko) * 1993-06-16 1995-01-04 정장호 위성통신 시스템의 위상동기루프(pll)신서사이저
JPH0764955A (ja) * 1993-06-30 1995-03-10 Mitsubishi Electric Corp 半導体集積回路装置
DE4324201A1 (de) * 1993-07-19 1995-01-26 Telefonbau & Normalzeit Gmbh Schaltungsanordnung für einen Zwischenadapter zum Verbinden von Teilen eines Kommunikationssystems
US5568525A (en) * 1993-08-19 1996-10-22 International Business Machines Corporation System and method for connection of multiple protocol terminals
US5481574A (en) * 1993-12-30 1996-01-02 At&T Corp. Synchronization of multiple transmit/receive devices
EP0718995A1 (en) * 1994-12-20 1996-06-26 International Business Machines Corporation Apparatus and method for synchronizing clock signals for digital links in a packet switching mode
US5852640A (en) * 1995-06-26 1998-12-22 Kliza; Phillip S. Clock distribution apparatus with current sensed skew cancelling
US5608357A (en) * 1995-09-12 1997-03-04 Vlsi Technology, Inc. High speed phase aligner with jitter removal
US5744991A (en) * 1995-10-16 1998-04-28 Altera Corporation System for distributing clocks using a delay lock loop in a programmable logic circuit
US5896055A (en) * 1995-11-30 1999-04-20 Matsushita Electronic Industrial Co., Ltd. Clock distribution circuit with clock branch circuits connected to outgoing and return lines and outputting synchronized clock signals by summing time integrals of clock signals on the outgoing and return lines
US5712883A (en) * 1996-01-03 1998-01-27 Credence Systems Corporation Clock signal distribution system
US5734685A (en) * 1996-01-03 1998-03-31 Credence Systems Corporation Clock signal deskewing system
GB2311195B (en) * 1996-03-13 2000-03-15 Madge Networks Ltd Methods and apparatus for synchronizing a clock
US5963609A (en) * 1996-04-03 1999-10-05 United Microelectronics Corp. Apparatus and method for serial data communication between plurality of chips in a chip set
DE29608957U1 (de) * 1996-05-18 1996-10-31 Dallmeier Electronic Gmbh Video-Überwachungssystem
DE19626675A1 (de) * 1996-07-03 1998-01-08 Bosch Gmbh Robert Verfahren zur Synchronisation
JPH10143424A (ja) * 1996-11-13 1998-05-29 Mitsubishi Electric Corp メモリシステム
US5987576A (en) * 1997-02-27 1999-11-16 Hewlett-Packard Company Method and apparatus for generating and distributing clock signals with minimal skew
US5872823A (en) * 1997-04-02 1999-02-16 Sutton; Todd R. Reliable switching between data sources in a synchronous communication system
US6330627B1 (en) * 1998-01-20 2001-12-11 Kabushiki Kaisha Toshiba System for fast data transfer between memory modules and controller using two clock lines each having a go line portion and a return line portion
US6154821A (en) * 1998-03-10 2000-11-28 Rambus Inc. Method and apparatus for initializing dynamic random access memory (DRAM) devices by levelizing a read domain
TW406219B (en) * 1998-08-26 2000-09-21 Via Tech Inc PLL clock generation circuit that is capable of programming frequency and skew
US6665316B1 (en) * 1998-09-29 2003-12-16 Agilent Technologies, Inc. Organization of time synchronization in a distributed system
JP3835945B2 (ja) * 1999-02-19 2006-10-18 富士通株式会社 ディジタルデータの伝送網におけるシステムクロック再生方法および装置
FR2790888B1 (fr) * 1999-03-11 2003-04-25 Agence Spatiale Europeenne Procede de synchronisation entre une horloge de reference d'une station au sol et une horloge d'au moins un dispositif distant
JP4287538B2 (ja) * 1999-04-30 2009-07-01 パナソニック株式会社 画像信号切替方法及び装置並びにこれを用いたデジタル撮像カメラ及び監視システム
US6426984B1 (en) * 1999-05-07 2002-07-30 Rambus Incorporated Apparatus and method for reducing clock signal phase skew in a master-slave system with multiple latent clock cycles
US6470458B1 (en) * 1999-07-29 2002-10-22 International Business Machines Corporation Method and system for data processing system self-synchronization
US6775328B1 (en) * 1999-08-11 2004-08-10 Rambus Inc. High-speed communication system with a feedback synchronization loop
US6233294B1 (en) * 1999-08-17 2001-05-15 Richard Bowers Method and apparatus for accomplishing high bandwidth serial communication between semiconductor devices
US6646953B1 (en) * 2000-07-06 2003-11-11 Rambus Inc. Single-clock, strobeless signaling system
US6643787B1 (en) * 1999-10-19 2003-11-04 Rambus Inc. Bus system optimization
US6647506B1 (en) * 1999-11-30 2003-11-11 Integrated Memory Logic, Inc. Universal synchronization clock signal derived using single forward and reverse direction clock signals even when phase delay between both signals is greater than one cycle
DE19959813B4 (de) * 1999-12-11 2004-02-05 Alcatel Synchrones digitales Nachrichtenübertragungssystem
US6297702B1 (en) * 2000-01-10 2001-10-02 Honeywell International Inc. Phase lock loop system and method
US6987823B1 (en) * 2000-02-07 2006-01-17 Rambus Inc. System and method for aligning internal transmit and receive clocks
US6963989B1 (en) * 2000-05-22 2005-11-08 Micron Technology, Inc. Method and apparatus for adjusting data hold timing of an output circuit
US20020124030A1 (en) * 2000-06-02 2002-09-05 Enam Syed K. Integration and hold phase detection
US6718476B1 (en) * 2000-11-27 2004-04-06 Sony Corporation Method of synchronizing each local clock to a master clock in a data bus system
US7136441B2 (en) * 2001-01-24 2006-11-14 Matsushita Electric Industrial Co., Ltd. Clock recovery circuit
JP3558599B2 (ja) * 2001-02-02 2004-08-25 日本電気株式会社 データ伝送システム及びデータ伝送方法
US7003062B1 (en) * 2001-02-14 2006-02-21 Cisco Systems Canada Co. Method and system for distribution of clock and frame synchronization information
US6452541B1 (en) * 2001-02-20 2002-09-17 Motorola, Inc. Time synchronization of a satellite positioning system enabled mobile receiver and base station
CA2344930C (en) * 2001-04-23 2007-04-17 Leitch Technology International Inc. Data monitoring system
DE10131307B4 (de) * 2001-06-28 2006-06-14 Infineon Technologies Ag Verfahren und Bussystem zum Synchronisieren eines Datenaustausches zwischen einer Datenquelle und einer Steuereinrichtung
US7194059B2 (en) * 2001-08-17 2007-03-20 Zarlink Semiconductor, Inc. Method and apparatus for skip-free retiming transmission of digital information
US7068726B1 (en) * 2001-08-30 2006-06-27 3Com Corporation Near end cross-talk and echo avoider for bi-directional digital communications
US7103126B2 (en) * 2002-01-17 2006-09-05 Micron Technology, Inc. Method and circuit for adjusting the timing of output data based on the current and future states of the output data
US7099416B2 (en) * 2002-02-06 2006-08-29 Broadcom Corporation Single ended termination of clock for dual link DVI receiver
US7054356B2 (en) * 2002-03-28 2006-05-30 Avago Technologies General Ip Pte. Ltd. Method and apparatus for testing serial connections
US20040057543A1 (en) * 2002-09-24 2004-03-25 Arie Huijgen Synchronizing radio units in a main-remote radio base station and in a hybrid radio base station

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO03032641A2 *

Also Published As

Publication number Publication date
JP2005506006A (ja) 2005-02-24
DE10148878A1 (de) 2003-04-24
WO2003032641A2 (de) 2003-04-17
KR20040039487A (ko) 2004-05-10
WO2003032641A8 (de) 2005-03-24
KR100895351B1 (ko) 2009-04-29
WO2003032641A3 (de) 2003-07-17
US20050105636A1 (en) 2005-05-19
DE10148878B4 (de) 2006-03-02

Similar Documents

Publication Publication Date Title
EP1653651B1 (de) Modulares numerisches steuergerät mit low-jitter synchronisation
DE3784949T2 (de) Datenrahmensynchronisierungssystem fuer zeitmultiplex-uebertragung.
DE19733748A1 (de) Datenübertragungsvorrichtung
DE102018220301A1 (de) Kommunikationseinheit, Steuergerät, Kommunikationssystem und Verfahren
EP1217771A2 (de) Verfahren, Taktgebermodul und Empfängermodul zur Synchronisierung
DE10333932A1 (de) Synchronisation von datenverarbeitenden Einheiten
EP1143312A2 (de) Zeitsynchronisation von Einheiten einer Anlage
DE69217404T2 (de) Synchroner Dekodierer für selbsttaktierende Signale
DE2924922C2 (ko)
EP3178203A1 (de) Teilnehmerstation für ein bussystem und verfahren zur breitbandigen can-kommunikation
DE69115563T2 (de) Verfahren zum Vermindern von Niederfrequenz-Zitterkomponenten in einem digitalen Daten-Übertragungssystem
DE19620442A1 (de) Unrichtersystem
WO2002101938A2 (de) Verfahren und schaltungsanordnung zum übertragen von daten von ein mit einem ersten takt betriebenes system an ein mit einem zweiten takt betriebenes system
DE2832855B2 (de) Verfahren zum Übertragen von Daten
DE60034977T2 (de) Synchronregelungsvorrichtung
DE102018129189B4 (de) Verfahren zum betreiben eines netzwerkteilnehmers in einem automatisierungskommunikationsnetzwerk
DE2114250A1 (de) Verfahren zur automatischen Kontrolle der Impulsentzerrung
EP0363513B1 (de) Verfahren und Schaltungsanordnung zum Empfang eines binären Digitalsignals
DE3688410T2 (de) Verfahren, System und Schaltung zur Anpassung der Verzögerungszeit.
DE19710971A1 (de) Verfahren zur Bestimmung der Laufzeit eines Telegramms sowie Teilnehmer zur Durchführung des Verfahrens
EP1437002A2 (de) System und verfahren zum übertragen digitaler daten
DE3888549T2 (de) Digitaler Signalverteiler.
DE10392531T5 (de) PLL für Taktrückgewinnung mit Initialisierungssequenz
WO1987004035A1 (en) System for simultaneous operation of several terminals on a network terminating unit of a wide-band network
DE2613054A1 (de) Schaltungsanordnung zum entzerren der daempfungskurve einer nachrichtenuebertragungsstrecke

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20040217

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LI LU MC NL PT SE SK TR

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: CONTINENTAL AUTOMOTIVE GMBH

17Q First examination report despatched

Effective date: 20100222

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20100907