EP1158575A3 - Method for fabricating a semiconductor device including a step of etching an organic film to form a pattern - Google Patents

Method for fabricating a semiconductor device including a step of etching an organic film to form a pattern Download PDF

Info

Publication number
EP1158575A3
EP1158575A3 EP01112607A EP01112607A EP1158575A3 EP 1158575 A3 EP1158575 A3 EP 1158575A3 EP 01112607 A EP01112607 A EP 01112607A EP 01112607 A EP01112607 A EP 01112607A EP 1158575 A3 EP1158575 A3 EP 1158575A3
Authority
EP
European Patent Office
Prior art keywords
etching
organic film
fabricating
pattern
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP01112607A
Other languages
German (de)
English (en)
French (fr)
Other versions
EP1158575A2 (en
Inventor
Hideo Nakagawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Publication of EP1158575A2 publication Critical patent/EP1158575A2/en
Publication of EP1158575A3 publication Critical patent/EP1158575A3/en
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065—Plasma etching; Reactive-ion etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
    • H01L21/7681—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving one or more buried masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31127—Etching organic layers
    • H01L21/31133—Etching organic layers by chemical means
    • H01L21/31138—Etching organic layers by chemical means by dry-etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31144—Etching the insulating layers by chemical or physical means using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76804—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics by forming tapered via holes

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Plasma & Fusion (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Drying Of Semiconductors (AREA)
  • Photosensitive Polymer And Photoresist Processing (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
EP01112607A 2000-05-26 2001-05-23 Method for fabricating a semiconductor device including a step of etching an organic film to form a pattern Withdrawn EP1158575A3 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2000155828 2000-05-26
JP2000155828A JP3403373B2 (ja) 2000-05-26 2000-05-26 有機膜のエッチング方法、半導体装置の製造方法及びパターンの形成方法

Publications (2)

Publication Number Publication Date
EP1158575A2 EP1158575A2 (en) 2001-11-28
EP1158575A3 true EP1158575A3 (en) 2006-02-15

Family

ID=18660704

Family Applications (1)

Application Number Title Priority Date Filing Date
EP01112607A Withdrawn EP1158575A3 (en) 2000-05-26 2001-05-23 Method for fabricating a semiconductor device including a step of etching an organic film to form a pattern

Country Status (5)

Country Link
US (1) US6518191B2 (zh)
EP (1) EP1158575A3 (zh)
JP (1) JP3403373B2 (zh)
KR (1) KR100708035B1 (zh)
CN (1) CN1203533C (zh)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3403374B2 (ja) * 2000-05-26 2003-05-06 松下電器産業株式会社 有機膜のエッチング方法、半導体装置の製造方法及びパターンの形成方法
US6786978B2 (en) * 2000-08-03 2004-09-07 Texas Instruments Incorporated Mass production of cross-section TEM samples by focused ion beam deposition and anisotropic etching
JP2003092287A (ja) * 2001-09-19 2003-03-28 Nec Corp アッシング方法
JP2003234331A (ja) * 2001-12-05 2003-08-22 Tokyo Electron Ltd プラズマエッチング方法およびプラズマエッチング装置
JP4775834B2 (ja) * 2002-08-05 2011-09-21 東京エレクトロン株式会社 エッチング方法
US6730610B1 (en) * 2002-12-20 2004-05-04 Taiwan Semiconductor Manufacturing Co., Ltd Multiple thickness hard mask method for optimizing laterally adjacent patterned layer linewidths
WO2004070831A1 (en) * 2003-02-03 2004-08-19 Koninklijke Philips Electronics N.V. Method of manufacturing a semiconductor device and semiconductor device obtained by using such a method
JP2005159293A (ja) 2003-09-18 2005-06-16 Nec Kagoshima Ltd 基板処理装置及び処理方法
US6931991B1 (en) * 2004-03-31 2005-08-23 Matsushita Electric Industrial Co., Ltd. System for and method of manufacturing gravure printing plates
US7122489B2 (en) * 2004-05-12 2006-10-17 Matsushita Electric Industrial Co., Ltd. Manufacturing method of composite sheet material using ultrafast laser pulses
KR100552820B1 (ko) * 2004-09-17 2006-02-21 동부아남반도체 주식회사 반도체 소자의 제조 방법
US7482281B2 (en) * 2005-09-29 2009-01-27 Tokyo Electron Limited Substrate processing method
JP4749174B2 (ja) * 2006-02-13 2011-08-17 パナソニック株式会社 ドライエッチング方法、微細構造形成方法、モールド及びその製造方法
US9418886B1 (en) * 2015-07-24 2016-08-16 Taiwan Semiconductor Manufacturing Company, Ltd. Method of forming conductive features
KR20200102620A (ko) * 2019-02-21 2020-09-01 삼성디스플레이 주식회사 감광성 수지 조성물, 이를 이용한 표시 장치 및 표시 장치의 제조 방법
CN117954390B (zh) * 2024-03-21 2024-06-21 粤芯半导体技术股份有限公司 铜互连结构制备方法、装置、设备以及存储介质

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0831797A (ja) * 1994-07-11 1996-02-02 Sony Corp 選択エッチング方法
US5534109A (en) * 1993-12-28 1996-07-09 Fujitsu Limited Method for etching HgCdTe substrate
EP0813233A2 (en) * 1996-06-12 1997-12-17 Applied Materials, Inc. Method of etching dielectric layer using a plasma generated from a mixture of flourohydrocarbon gas, NH3-genrating gas, and carbon-oxygen containing gas
JP2001077085A (ja) * 1999-09-03 2001-03-23 Hitachi Ltd 試料の表面処理方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5565365A (en) * 1978-11-07 1980-05-16 Nippon Telegr & Teleph Corp <Ntt> Pattern forming method
JPS6425419A (en) 1987-07-21 1989-01-27 Matsushita Electric Ind Co Ltd Etching
JP2786198B2 (ja) 1988-05-06 1998-08-13 ソニー株式会社 ドライエッチング方法
JP3997494B2 (ja) 1996-09-17 2007-10-24 ソニー株式会社 半導体装置
JP3667893B2 (ja) * 1996-09-24 2005-07-06 川崎マイクロエレクトロニクス株式会社 半導体装置の製造方法
JPH11121901A (ja) 1997-08-11 1999-04-30 Mitsui Chem Inc 回路基板の製造方法
US6143476A (en) * 1997-12-12 2000-11-07 Applied Materials Inc Method for high temperature etching of patterned layers using an organic mask stack
US6696366B1 (en) 1998-08-17 2004-02-24 Lam Research Corporation Technique for etching a low capacitance dielectric layer
US6194128B1 (en) * 1998-09-17 2001-02-27 Taiwan Semiconductor Manufacturing Company Method of dual damascene etching

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5534109A (en) * 1993-12-28 1996-07-09 Fujitsu Limited Method for etching HgCdTe substrate
JPH0831797A (ja) * 1994-07-11 1996-02-02 Sony Corp 選択エッチング方法
EP0813233A2 (en) * 1996-06-12 1997-12-17 Applied Materials, Inc. Method of etching dielectric layer using a plasma generated from a mixture of flourohydrocarbon gas, NH3-genrating gas, and carbon-oxygen containing gas
JP2001077085A (ja) * 1999-09-03 2001-03-23 Hitachi Ltd 試料の表面処理方法

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
MASANAGA FUKASAWA ET AL: "Organic Low-k film etching using N-H plasma", 1999, DRY PROCESS SYMPOSIUM, PAGE(S) 221-226, XP002963473 *
PATENT ABSTRACTS OF JAPAN vol. 1996, no. 06 28 June 1996 (1996-06-28) *
PATENT ABSTRACTS OF JAPAN vol. 2000, no. 20 10 July 2001 (2001-07-10) *

Also Published As

Publication number Publication date
KR100708035B1 (ko) 2007-04-16
EP1158575A2 (en) 2001-11-28
US6518191B2 (en) 2003-02-11
KR20010107774A (ko) 2001-12-07
JP2001338908A (ja) 2001-12-07
CN1326219A (zh) 2001-12-12
US20010046780A1 (en) 2001-11-29
CN1203533C (zh) 2005-05-25
JP3403373B2 (ja) 2003-05-06

Similar Documents

Publication Publication Date Title
EP1158575A3 (en) Method for fabricating a semiconductor device including a step of etching an organic film to form a pattern
EP2278608A3 (en) Plasma apparatus, gas distribution assembly for a plasma apparatus and processes therewith
EP1566837A3 (en) Semiconductor device manufacturing method
EP1983554A3 (en) Hydrogen ashing enhanced with water vapor and diluent gas
WO2001069228A3 (en) Mis hydrogen sensors
WO2003007344A3 (en) Etch pattern definition using a cvd organic layer as an anti-reflection coating and hardmask
EP1524707A3 (en) Organic electroluminescent device and production process thereof
EP1632995A3 (en) Oxygen free plasma stripping process
WO2004032196A3 (en) Method of fabricating semiconductor by nitrogen doping of silicon film
WO2008027240A3 (en) Selective etch chemistries for forming high aspect ratio features and associated structures
EP1655786A3 (en) Method of forming electrode for compound semiconductor device
EP0663690A3 (en) An ashing method for removing an organic film on a substance of a semiconductor device under fabrication
WO2003084865A3 (en) Field emission devices using modified carbon nanotubes
EP1469510A3 (en) Method for fabricating a gate structure of a field effect transistor
TW200600984A (en) Semiconductor device fabrication method
JP2000114252A5 (zh)
TW200721443A (en) Interlayer insulation film and wiring structure, and method of producing the same
WO2008081824A1 (ja) 半導体装置およびその製造方法
WO2003030237A1 (fr) Procede de gravure
TW200619873A (en) Method for stripping photoresist from etched wafer
MY122888A (en) Carbon doped oxide deposition
WO2003030238A1 (fr) Procede de traitement
TW200608488A (en) Low oxygen content photoresist stripping process for low dielectric constant materials
TW200514161A (en) Deposition method, method of manufacturing semiconductor device, and semiconductor device
EP1289004A3 (en) Semiconductor device manufacturing method

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

AX Request for extension of the european patent

Extension state: AL LT LV MK RO SI

17P Request for examination filed

Effective date: 20060620

17Q First examination report despatched

Effective date: 20060915

AKX Designation fees paid

Designated state(s): DE FR GB NL

17Q First examination report despatched

Effective date: 20060915

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: PANASONIC CORPORATION

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20091201