EP1062698A1 - Module semi-conducteur electronique - Google Patents

Module semi-conducteur electronique

Info

Publication number
EP1062698A1
EP1062698A1 EP99967900A EP99967900A EP1062698A1 EP 1062698 A1 EP1062698 A1 EP 1062698A1 EP 99967900 A EP99967900 A EP 99967900A EP 99967900 A EP99967900 A EP 99967900A EP 1062698 A1 EP1062698 A1 EP 1062698A1
Authority
EP
European Patent Office
Prior art keywords
heat sink
semiconductor module
insulating layer
metallic heat
module according
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
EP99967900A
Other languages
German (de)
English (en)
Inventor
Gerhard Koelle
Wolfgang Jacob
Harald Tschentscher
Stephan Rees
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Robert Bosch GmbH
Original Assignee
Robert Bosch GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Robert Bosch GmbH filed Critical Robert Bosch GmbH
Publication of EP1062698A1 publication Critical patent/EP1062698A1/fr
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/645Inductive arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H01L2224/48228Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01011Sodium [Na]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01015Phosphorus [P]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01052Tellurium [Te]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • H01L2924/13055Insulated gate bipolar transistor [IGBT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19107Disposition of discrete passive components off-chip wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/30107Inductance

Definitions

  • the invention relates to an electronic semiconductor module with the features specified in the preamble of claim 1.
  • IMS substrate insulated metal substrate
  • carrier substrate which consists of a metal plate serving as a heat sink, which has an electrically insulating top surface
  • the insulating layer has good thermal conductivity and consists, for example, of a thin polymer layer into which a ceramic powder has been introduced to improve heat dissipation.
  • conductor tracks are formed on the upper side of the substrate.
  • Electronic semiconductor components are fitted on the top and electrically connected to the conductor tracks via bond wires.
  • the advantage of using an IMS substrate can be seen in particular in the good heat dissipation of the heat generated by the semiconductor component to the metallic heat sink by means of the relatively thin and good heat-conducting, insulating layer.
  • DCB substrates direct copper bonded
  • the DCB substrates consist of a relatively thick ceramic carrier, on the top and bottom of which a thin metal layer is applied in a special pressing process.
  • the upper metal layer is provided with conductor tracks by structuring.
  • Semiconductor components are connected to the conductor tracks on the top of the module via bond wires.
  • a thick metal plate serving as a heat sink is soldered onto the lower metal layer of the carrier substrate. From EP 0 508 717 AI it is also known to provide the metal plate with cooling channels through which a cooling medium flows.
  • a disadvantage of the DCB substrates compared to the IMS substrates is in particular the thick ceramic layer, which makes the heat transfer to the heat sink difficult.
  • a disadvantage of the known semiconductor modules described above is that all the connecting lines of the semiconductor components are formed on the upper side of the carrier substrate.
  • the conductor track in this one position is very expensive.
  • the substrate which is in any case expensive, must therefore be enlarged laterally in order to be able to accommodate the entire necessary conductor track wiring on the upper side of the carrier substrate.
  • the manufacturing costs are increased considerably.
  • the arrangement of all the connecting lines in the upper metal layer of the substrate results in large parasitic inductances which lead to very large overvoltages. This has a particularly disadvantageous effect if power electro- African circuits with a DC voltage circuit are arranged.
  • the parasitic inductances cause undesired overvoltages, which must be taken into account when selecting the semiconductor components. For example, the disconnection process of an electronic circuit breaker must be slowed down by suitable measures in order to reduce the overvoltages and to avoid damage to the semiconductor module.
  • An IMS substrate is used as the carrier substrate of the semiconductor module, the insulating intermediate layer of the IMS substrate being provided with at least one cutout and at least one contact surface of the semiconductor component provided on the upper side of a semiconductor component facing away from the carrier substrate being electrically connected to a contact element, which is contacted through the recess directly on the metallic heat sink.
  • the heat sink is used as an electrical conductor, which is electrically connected directly to the connection of a semiconductor component via the contact element, allows the parasitic inductances of the semiconductor module to be significantly reduced.
  • the wiring of the conductor track is made easier since the metallic heat sink also serves as a conductor for supplying the energy required to operate the semiconductor component. Due to the very thin electrically insulating layer or the very thin dielectric between the heat sink and the conductor tracks on the top of the substrate, the parasitic tary inductivities further reduced and at the same time a very fast and efficient heat dissipation to the heat sink is achieved.
  • the contact element can advantageously be produced as a bond wire connected to the connection of the semiconductor component on the one hand and the metallic heat sink on the other.
  • the bonding wire technology is well mastered and the direct contacting of the bonding wire on the heat sink only requires the formation of small cutouts in the insulating intermediate layer, which can be carried out inexpensively with a laser.
  • the metallic heat sink can advantageously be provided as a potential area for providing the supply potential required for operating the semiconductor component, in particular the ground potential.
  • the thickness of the insulation layer less than 250 ⁇ m.
  • a particularly efficient heat dissipation can be achieved by coupling the metallic heat sink with a cooling medium. It is particularly advantageous if the metallic heat sink of the IMS substrate is provided with cooling channels through which the cooling medium flows.
  • FIG. 2 shows a first exemplary embodiment of a semiconductor module according to the invention
  • FIG. 3 shows a second exemplary embodiment of a semiconductor module according to the invention
  • FIG. 4 shows a circuit diagram for the semiconductor module of a buck converter shown in FIGS. 1, 2 and 3.
  • a DCB substrate (direct copied bonded) is used as carrier substrate 1, which comprises an approximately one millimeter thick ceramic layer 2, which is coated on its top and bottom with approximately 300 ⁇ m thick metal layers 4, 5 of copper .
  • IMS substrates insulated metal substrates
  • Conductor tracks 4a, 4b, 4c are formed in the upper metal layer 4 by structuring.
  • Unhoused semiconductor components 20, 21, for example MOSFETS, power diodes, IGBTs or bipolar transistors, are applied to the metal layer 4.
  • Connections (not shown) on the underside of the semiconductor components 20, 21 are, for example, with the conductor tracks 4a, 4c electrically connected by soldering the unhoused semiconductor components 20, 21.
  • the semiconductor components are electrically connected to further conductor tracks 4b, 4c via bond wires 11, 14, which contact pads 22, 23 on the upper side of the semiconductor components.
  • a metal heat sink 3 made of, for example, copper is soldered onto the metal layer 5 on the underside of the carrier substrate 1.
  • the heat sink 3 contacts with its underside a cooling medium 10, for example a cooling liquid.
  • Further electrical components, such as a capacitor 30, are connected to the conductor tracks 4a, 4b via line connections 40, 41 and metal bridges 42, 43.
  • a circuit diagram of the buck converter is shown in FIG. 4, the electrical and electronic components of the semiconductor module being shown within the dash-dotted line 50.
  • the connection B + of the operating potential is present on the conductor track 4a in FIG. 1, the connection B- on the conductor track 4b.
  • the phase connection P is connected to the conductor track 4c.
  • the semiconductor component 21 is a power switch, for example a MOSFET, and the component 20 is a semiconductor diode. If the circuit breaker 21 is switched off, the current commutates from the MOSFET 21 to the diode 20.
  • U MOSFET U 1 - (L ) + L 2 + L 4 + L 5 + L 6 + L 7 ) - - i- and —- l ⁇ 0, dt dt
  • Ui is applied to the semiconductor module between the conductor tracks 4a and 4b DC link voltage is and L x to L 7 represent occurring parasitic inductances.
  • the voltage drops at the parasitic inductances L to L 7 when switched off at the MOSFET cause an overvoltage that is greater than the intermediate circuit voltage U x .
  • the switch-off process must therefore be slowed down by additional measures so that the maximum reverse voltage of the MOSFET is not exceeded.
  • the parasitic inductances shown in FIG. 4 can be directly assigned to the structure of the semiconductor module in FIG. 1.
  • the parasitic inductance L x is formed by the electrical connecting line 40 of the positive pole 32 of the intermediate circuit capacitor 30.
  • the parasitic inductance L 2 is formed by the connecting bracket 43 and the conductor track 4a.
  • the parasitic inductances L 3 and L s are caused by the electrical line connection from the MOSFET 21 to the semiconductor diode 20, that is to say by the bond wire 11 and the conductor track 4c.
  • the parasitic inductance L 6 is caused by the conductor track 4b and the connecting bracket 42 and the parasitic inductance L 7 by the connecting line 41 of the intermediate circuit capacitor 30.
  • the parasitic inductance L 4 for the connection of the one labeled P cannot be seen in FIG Contact to the conductor track 4c.
  • the inductivities x and L 7 can be reduced somewhat, but as can be seen in FIG. 1, there is between the B + connection and the B connection of the semiconductor module , that is, a very large area spanned between the connecting brackets 43 and 42, which leads to large values for the parasitic inductances L 2 and L 6 , which cannot be significantly reduced by optimizing the structure.
  • an IMS substrate known per se is used as the carrier substrate 1 for the semiconductor module, which substrate comprises a metallic heat sink 3 of several millimeters thick, for example made of aluminum, on the upper side of which an electrically insulating layer 2 is applied.
  • the electrically insulating layer in this example is 140 ⁇ m thick and should not be thicker than 250 ⁇ m.
  • the insulating layer preferably consists of a polymer into which ceramic particles that are good heat conductors are introduced.
  • An approximately 300 ⁇ m thick metal layer 4 made of, for example, copper is applied to the insulating layer 2, in which conductor tracks 4a, 4c are formed in a known manner by structuring.
  • the metallic heat sink 3 is in thermal contact on its underside with a cooling medium 10.
  • Unhoused semiconductor components 20, 21 are applied to the metal layer 4.
  • the semiconductor component 21 is a MOSFET and the semiconductor component 20 is a semiconductor diode.
  • an IBGT, a bipolar transistor or another semiconductor component can also be used in another circuit construction.
  • a switchable Power semiconductors for example a bipolar transistor, a MOSFET or an IGBT can be used.
  • the MOSFET 21 is in electrical contact with the conductor track 4a on the underside.
  • two connection surfaces 23 are arranged, of which only one is shown in FIG. 2.
  • the connection surface 23 is contacted with a bonding wire 11, which is connected at its other end to the conductor track 4c.
  • the semiconductor diode 20 has on its underside a first connection surface which is electrically connected to the conductor track 4c.
  • a second connection surface 22 of the semiconductor diode 20 is arranged on the side of the semiconductor diode facing away from the carrier substrate 1 and is connected to a contact element designed as a bond wire 12.
  • the bond wire 12 is electrically connected directly to the heat sink 3 through the gap between the conductor tracks 4c and 4a and through a cutout 13 made in the insulating layer 2.
  • a direct connection is understood here to mean a connection without intermediate connection of other components.
  • the recess 13 has a diameter of, for example, 3 mm and can be easily introduced into the insulating layer 2 using a laser. In contrast to a DCB substrate, the stability of the carrier substrate 1 is ensured by the metal plate 3 and therefore not reduced by the cutout 13 made in the insulating layer 2.
  • the positive pole 32 of an intermediate circuit capacitor 30 is connected to the conductor track 4a on the upper side of the carrier substrate 1 by a recess 33 provided in the heat sink 3 and the insulating layer 2, for example by screws or rivets.
  • the negative pole 31 of the intermediate circuit capacitor 30 is connected to the heat sink 3.
  • the supply potential B + is connected to the conductor track 4a and the ground potential B- to the heat sink 3.
  • a connection of the power semiconductor components is often to be connected to ground potential, so that the heat sink 3 can be connected directly to the B potential without an insulating intermediate layer.
  • the heat sink 3 As a conductor for supplying the ground potential B-, the area spanned between the potentials B + and B- is greatly reduced in comparison to the known semiconductor modules from FIG. 1 and the parasitic inductances L 2 and L 6 are considerably reduced.
  • the upper metal layer 4 almost only carries the potential B +. Only the area for the conductor track 4c and the gap between the conductor tracks need to be left out.
  • the very thin insulating layer 2 also ensures that the parasitic inductances L x and L 7 are also much stronger than through the intermediate circuit busbar of the semiconductor module in FIG
  • Fig. 1 can be reduced.
  • Another advantage of the semiconductor module according to the invention is that the heat generated by the semiconductor components 20, 21 is given off very quickly to the heat sink 3 by the thin and good heat-conducting, insulating layer 2 and is transferred from there to the cooling medium 10.
  • the insulating layer 2 is provided with recesses at further points and the components concerned are contacted with the heat sink via a bond wire passed through the recess.
  • the ground connection of all components can thus advantageously be realized by the common heat sink 3. This considerably facilitates the conductor track routing on the upper side of the substrate.
  • FIG. 3 shows a further exemplary embodiment of the semiconductor module according to the invention.
  • the same parts are identified with the same reference numbers.
  • the cooling body 3 is provided in FIG. 3 with meandering cooling channels 15 through which the cooling medium 10 flows. This leads to an even better dissipation of the heat.
  • the use of the semiconductor module according to the invention is in no way limited to the application case of a buck converter shown above. Rather, the semiconductor module can also be used in other power electronic circuit topologies with a DC voltage circuit to reduce the parasitic inductances and to improve the heat dissipation.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

L'invention concerne un module semi-conducteur électronique comprenant un substrat servant de support (1) présentant une couche électriquement isolante (2), une couche métallique (4) appliquée sur le recto de la couche isolante, dans laquelle sont formées, par structuration, des pistes de conducteurs (4a), et un corps de refroidissement métallique (3) appliqué sur le verso de la couche isolante, ainsi qu'au moins un composant semi-conducteur (20) disposé sur le substrat-support, et a pour but d'améliorer la dissipation de chaleur et de réduire les inductivités parasites dans un tel module. A cet effet, l'invention est caractérisée en ce que la couche électriquement isolante comporte au moins un évidement (13), et en ce qu'au moins une surface de raccordement (22) prévue sur le recto du composant semi-conducteur, opposé au substrat-support est connectée électriquement à un élément de contact (12) qui, par ledit évidement, est maintenu en contact directement sur le corps de refroidissement métallique.
EP99967900A 1999-01-11 1999-12-23 Module semi-conducteur electronique Ceased EP1062698A1 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE19900603A DE19900603A1 (de) 1999-01-11 1999-01-11 Elektronisches Halbleitermodul
DE19900603 1999-01-11
PCT/DE1999/004085 WO2000042654A1 (fr) 1999-01-11 1999-12-23 Module semi-conducteur electronique

Publications (1)

Publication Number Publication Date
EP1062698A1 true EP1062698A1 (fr) 2000-12-27

Family

ID=7893876

Family Applications (1)

Application Number Title Priority Date Filing Date
EP99967900A Ceased EP1062698A1 (fr) 1999-01-11 1999-12-23 Module semi-conducteur electronique

Country Status (6)

Country Link
US (1) US6373705B1 (fr)
EP (1) EP1062698A1 (fr)
JP (1) JP2002535835A (fr)
KR (1) KR100695031B1 (fr)
DE (1) DE19900603A1 (fr)
WO (1) WO2000042654A1 (fr)

Families Citing this family (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4044265B2 (ja) * 2000-05-16 2008-02-06 三菱電機株式会社 パワーモジュール
JP4009056B2 (ja) * 2000-05-25 2007-11-14 三菱電機株式会社 パワーモジュール
DE10114572A1 (de) 2001-03-24 2002-11-07 Marquardt Gmbh Träger für eine elektrische Schaltung, insbesondere für einen elektrischen Schalter
US6908442B2 (en) * 2001-11-07 2005-06-21 Radi Medical Systems Ab Bending resistant male connector for a guide wire
DE10257100B4 (de) * 2002-07-12 2008-08-14 Danfoss Silicon Power Gmbh Leistungsschalter
DE10239512A1 (de) 2002-08-28 2004-03-11 Minebea Co. Ltd., A Japanese Corporation Anordnung zur Unterbringung der Leistungs- und Steuerelektronik eines Elektromotors
US7119437B2 (en) * 2002-12-26 2006-10-10 Yamaha Hatsudoki Kabushiki Kaisha Electronic substrate, power module and motor driver
TW559461U (en) * 2003-01-20 2003-10-21 Power Mate Technology Corp Heat conducting structure for circuit board
EP1467599B1 (fr) * 2003-04-12 2008-11-26 Eichenauer Heizelemente GmbH & Co.KG Dispositif pour l'admission des éléments de chauffe en céramique et procédé pour la production de tels
JP2005005445A (ja) * 2003-06-11 2005-01-06 Sanyo Electric Co Ltd 混成集積回路装置
JP2005191148A (ja) * 2003-12-24 2005-07-14 Sanyo Electric Co Ltd 混成集積回路装置およびその製造方法
DE102004018469B3 (de) * 2004-04-16 2005-10-06 eupec Europäische Gesellschaft für Leistungshalbleiter mbH Leistungshalbleiterschaltung
US7042745B1 (en) * 2004-11-29 2006-05-09 Cotek Electronic Ind. Co. Ltd. Insulating arrangement for DC/AC inverter
NL1027632C2 (nl) * 2004-12-01 2006-06-02 Electrische App Nfabriek Capax Drager voor elektrische componenten met aangesoldeerd koellichaam.
US20060250205A1 (en) * 2005-05-04 2006-11-09 Honeywell International Inc. Thermally conductive element for cooling an air gap inductor, air gap inductor including same and method of cooling an air gap inductor
DE102005030392A1 (de) * 2005-06-29 2007-01-04 BSH Bosch und Siemens Hausgeräte GmbH Hausgerät sowie Garguträger-Haltevorrichtung für ein Hausgerät
TWI449137B (zh) * 2006-03-23 2014-08-11 Ceramtec Ag 構件或電路用的攜帶體
JP4751810B2 (ja) * 2006-11-02 2011-08-17 日立オートモティブシステムズ株式会社 電力変換装置
EP1968188B1 (fr) * 2007-03-09 2012-08-08 HÜTTINGER Elektronik GmbH + Co. KG Agencement d'amplificateur de classe D
EP2017103B1 (fr) * 2007-07-18 2016-05-04 Eberspächer catem GmbH & Co. KG Dispositif de chauffage électrique
JP4968150B2 (ja) * 2008-04-07 2012-07-04 株式会社豊田自動織機 半導体素子冷却装置
JP5206102B2 (ja) * 2008-05-08 2013-06-12 トヨタ自動車株式会社 半導体装置
US8253241B2 (en) * 2008-05-20 2012-08-28 Infineon Technologies Ag Electronic module
SG161124A1 (en) * 2008-10-29 2010-05-27 Opulent Electronics Internat P Insulated metal substrate and method of forming the same
JP5381561B2 (ja) * 2008-11-28 2014-01-08 富士電機株式会社 半導体冷却装置
US7898807B2 (en) * 2009-03-09 2011-03-01 General Electric Company Methods for making millichannel substrate, and cooling device and apparatus using the substrate
DE102009029476B4 (de) * 2009-09-15 2012-11-08 Lisa Dräxlmaier GmbH Elektronische Vorrichtung zum Schalten von Strömen und Herstellungsverfahren für dieselbe
DE102010002950A1 (de) * 2010-03-17 2011-09-22 Robert Bosch Gmbh Schaltungsanordnung und zugehöriges steuergerät für ein kraftfahrzeug
GB2499560B (en) 2011-02-08 2014-01-22 Cambridge Nanotherm Ltd Insulated metal substrate
US10163744B2 (en) * 2011-09-07 2018-12-25 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming a low profile dual-purpose shield and heat-dissipation structure
DE102012202765B3 (de) * 2012-02-23 2013-04-18 Semikron Elektronik Gmbh & Co. Kg Halbleitermodul
WO2014006814A1 (fr) * 2012-07-04 2014-01-09 パナソニック株式会社 Dispositif semi-conducteur
JP5469270B1 (ja) * 2013-04-22 2014-04-16 三菱電機株式会社 電子機器
DE102015203587A1 (de) * 2015-02-27 2016-09-01 Siemens Aktiengesellschaft Verfahren zum Herstellen eines leistungselektronischen Systems mit integriertem Wärmetauscher und leistungselektronisches System
DE102015111204B4 (de) 2015-07-10 2019-03-07 Semikron Elektronik Gmbh & Co. Kg Leistungselektronisches Modul mit Lastanschlusselementen
DE102016106113A1 (de) * 2016-04-04 2017-10-05 Infineon Technologies Austria Ag Halbbrückenschaltung und Clip-Draht-Packung
DE102016216207A1 (de) 2016-08-29 2018-03-01 Robert Bosch Gmbh Verfahren zum Herstellen eines mikromechanischen Sensors
DE102016117003A1 (de) * 2016-09-09 2018-03-15 Eaton Industries (Austria) Gmbh Schutzschaltgerät
DE102016218207A1 (de) * 2016-09-22 2018-03-22 Robert Bosch Gmbh Elektronische Baugruppe, insbesondere eine elektronische Leistungsbaugruppe für Hybridfahrzeuge oder Elektrofahrzeuge
EP3340293A1 (fr) * 2016-12-20 2018-06-27 Siemens Aktiengesellschaft Module à semi-conducteurs comprenant une structure de support sur la face inférieure
CN106876352A (zh) * 2017-03-27 2017-06-20 广东美的制冷设备有限公司 智能功率模块、智能功率模块的制备方法和电力电子设备
DE102018101453A1 (de) * 2018-01-23 2019-07-25 Borgwarner Ludwigsburg Gmbh Heizvorrichtung und Verfahren zum Herstellung eines Heizstabes
DE102020103844A1 (de) 2020-02-14 2021-08-19 Bayerische Motoren Werke Aktiengesellschaft Kühlvorrichtung für einen Halbleiterschalter einer elektronischen Schalteinrichtung, elektrische Anordnung sowie Verfahren
DE102020208154A1 (de) * 2020-06-30 2022-01-13 Zf Friedrichshafen Ag Leistungsmodul zum Betreiben eines Elektrofahrzeugantriebs mit einer verbesserten Temperaturbestimmung der Leistungshalbleiter
DE102020210296A1 (de) 2020-08-13 2022-02-17 Robert Bosch Gesellschaft mit beschränkter Haftung Schaltvorrichtung, elektrischer Energiespeicher und Vorrichtung
DE102020213972B4 (de) 2020-11-06 2022-10-13 Robert Bosch Gesellschaft mit beschränkter Haftung Leistungsmodul mit einer geteilten Wärmesenke
US11497112B2 (en) 2020-12-11 2022-11-08 Toyota Motor Engineering & Manufacturing North America, Inc. Driver board assemblies and methods of forming a driver board assembly
DE102022207429A1 (de) 2022-07-21 2024-02-01 Zf Friedrichshafen Ag Entwärmungseinrichtung für einen Stromrichter für ein Fahrzeug, Stromrichter, elektrischer Achsantrieb, Fahrzeug und Verfahren zum Herstellen einer Entwärmungseinrichtung

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55140251A (en) * 1979-04-12 1980-11-01 Fujitsu Ltd Semiconductor device
US4777060A (en) * 1986-09-17 1988-10-11 Schwarzkopf Development Corporation Method for making a composite substrate for electronic semiconductor parts
JP3254001B2 (ja) 1991-04-08 2002-02-04 ゼネラル・エレクトリック・カンパニイ 半導体モジュール用の一体化放熱器
JPH0521668A (ja) * 1991-07-16 1993-01-29 Sumitomo Electric Ind Ltd 半導体装置用基板
KR100307465B1 (ko) * 1992-10-20 2001-12-15 야기 추구오 파워모듈
US5436793A (en) * 1993-03-31 1995-07-25 Ncr Corporation Apparatus for containing and cooling an integrated circuit device having a thermally insulative positioning member
US5504378A (en) * 1994-06-10 1996-04-02 Westinghouse Electric Corp. Direct cooled switching module for electric vehicle propulsion system
JPH1022552A (ja) * 1996-07-04 1998-01-23 Mitsubishi Electric Corp 固体レーザ装置およびその光源
US5763951A (en) * 1996-07-22 1998-06-09 Northrop Grumman Corporation Non-mechanical magnetic pump for liquid cooling
US6060772A (en) * 1997-06-30 2000-05-09 Kabushiki Kaisha Toshiba Power semiconductor module with a plurality of semiconductor chips
US6295201B1 (en) * 1998-08-04 2001-09-25 Stratos Lightwave, Inc. Bus bar having embedded switching device

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO0042654A1 *

Also Published As

Publication number Publication date
DE19900603A1 (de) 2000-07-13
KR20010041692A (ko) 2001-05-25
JP2002535835A (ja) 2002-10-22
KR100695031B1 (ko) 2007-03-14
US6373705B1 (en) 2002-04-16
WO2000042654A1 (fr) 2000-07-20

Similar Documents

Publication Publication Date Title
EP1062698A1 (fr) Module semi-conducteur electronique
DE102007013186B4 (de) Halbleitermodul mit Halbleiterchips und Verfahren zur Herstellung desselben
DE10237561C1 (de) Induktivitätsarme Schaltungsanordnung bzw. Schaltungsaufbau für Leistungshalbleitermodule
EP3942603B1 (fr) Circuit électronique et procédé de fabrication d'un circuit électronique
DE102004018469B3 (de) Leistungshalbleiterschaltung
DE102017220212B4 (de) Halbleitervorrichtung und elektrische Leistungswandlungsvorrichtung
DE10393437T5 (de) Halbleiterbauelementbaugruppe
EP2272090A2 (fr) Module de circuit a substrat presentant des composants dans plusieurs plans de contact
DE102013207507B3 (de) Leistungsmodul, Stromrichter und Antriebsanordnung mit einem Leistungsmodul
DE102020109347A1 (de) Packungsstruktur für stromversorgungsgerät
EP3635781A1 (fr) Module convertisseur de puissance et procédé de fabrication de ce dernier
DE102004019443B3 (de) Leistungsmodul
DE102020214045A1 (de) Halbbrücke für einen elektrischen Antrieb eines Elektrofahrzeugs oder eines Hybridfahrzeugs, Leistungsmodul für einen Inverter und Inverter
DE102004046806B4 (de) Leistungshalbleitermodul
DE60306040T2 (de) Halbleitermodul und Leistungswandlervorrichtung
EP2557595A1 (fr) Système électronique de puissance avec un dispositif de commutation et un dispositif de commande
EP3949103A1 (fr) Unité de circuit électronique
EP3958306A1 (fr) Module de puissance pourvu d'au moins deux dispositifs de semi-conducteurs de puissance en contact sur un substrat
DE102019218953A1 (de) Elektronische Schaltungseinheit
DE112005001285B4 (de) Halbleitervorrichtungsmodul mit Flipchip-Vorrichtungen auf einem gemeinsamen Leiterrahmen
DE102015115312B4 (de) Halbleitermodul und Verfahren zum Betrieb eines Halbleitermoduls
EP4118681A1 (fr) Module semi-conducteur de puissance comprenant au moins un élément semi-conducteur de puissance
WO2021069324A1 (fr) Ensemble électronique, en particulier pour véhicules électriques ou hybrides
DE102021123636B4 (de) Leistungshalbleitermodul mit einer Substratanordnung, mit Leistungshalbleiterbauelementen und mit einer Folienstapelanordnung
DE102021208772B4 (de) Halbbrücke für einen Inverter zum Betreiben eines Elektrofahrzeugantriebs, Leistungsmodul umfassend mehrere Halbbrücken, Inverter, Verfahren zum Herstellen eines Inverters

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

17P Request for examination filed

Effective date: 20010122

17Q First examination report despatched

Effective date: 20040430

APBN Date of receipt of notice of appeal recorded

Free format text: ORIGINAL CODE: EPIDOSNNOA2E

APBR Date of receipt of statement of grounds of appeal recorded

Free format text: ORIGINAL CODE: EPIDOSNNOA3E

APAF Appeal reference modified

Free format text: ORIGINAL CODE: EPIDOSCREFNE

APBT Appeal procedure closed

Free format text: ORIGINAL CODE: EPIDOSNNOA9E

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN REFUSED

18R Application refused

Effective date: 20090922