Classifications

• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
  • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
  • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
  • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
  • H01L27/0805—Capacitors only
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
  • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
  • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
  • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
  • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
  • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
  • H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
  • H01L28/40—Capacitors
  • H01L28/55—Capacitors with a dielectric comprising a perovskite structure material
  • H01L28/56—Capacitors with a dielectric comprising a perovskite structure material the dielectric comprising two or more layers, e.g. comprising buffer layers, seed layers, gradient layers

Definitions

• the invention relates to an integrated electrical circuit with at least one capacitor, the first capacitor plate consisting of a first electrically conductive layer and the second capacitor plate consisting of a second electrically conductive layer.
• An example of an integrated electrical circuit in which it is essential that the capacitors have a relative accuracy of less than 200 ppm is an analog-to-digital converter circuit. Such a high relative accuracy is necessary for a clear conversion from analog to digital signals or vice versa.
• the object of the invention is therefore to design a generic integrated electrical circuit in such a way that the absolute and / or relative accuracy of the capacitance of the capacitor or capacitors is as good as possible.
• Such a circuit should also be as simple as possible
• this object is achieved in that there is an insulation layer having at least one hole in a generic integrated electrical circuit between the capacitor plates, the bottom surface and at least part of the side surfaces of the hole being covered with an electrically conductive material, and in which there is at least one the first capacitor plate is in contact with another layer of a dielectric material.
• the invention therefore provides for an integrated electrical circuit in which contact is made between two conductive layers on the one hand at the locations provided for this purpose and on the other hand capacitors are formed in the surface areas provided with a dielectric layer. In the regions in which capacitors are formed, an insulation layer with holes and a further layer made of a dielectric material are arranged. One of the capacitor plates is in direct contact with this dielectric layer.
• the integrated electrical circuit such that the contact area between the first capacitor plate and the further layer occupies the entire surface of the first capacitor plate facing the second capacitor plate. This means that the first capacitor plate is completely in contact with the dielectric layer.
• CVD Chemical Vapor Deposition
• the producibility of the dielectric layer using one of the known methods of layer production has the advantage that a precisely defined, constant layer thickness can be achieved. With sufficient lateral expansion of the rather this applies because of the then existing planarity of their metal filling
• the dielectric layer In addition to the thickness of the dielectric layer, its lateral extent is another critical variable. If the areal dimension of the dielectric layer is smaller than that of the capacitor plate to which it lies, an undesirably large change in capacitance occurs.
• the dielectric layer and the electrically conductive layer forming the capacitor plate are not congruent with one another. It is therefore expedient for the further layer to have a slightly larger surface area than the capacitor plate on which it rests. In this case, even with a slight shift in the relative positions between the capacitor plate and the dielectric layer adjacent to it, the entire capacitor area is covered by the dielectric. Since protruding portions of the dielectric layer affect the capacitance only insignificantly, it is possible to ensure a precisely defined capacitance of the capacitor.
• the dielectric layer is removed outside the capacitor.
• the upper electrically conductive layer can simultaneously serve as a wiring level.
• the dielectric layer is removed at the locations where no capacitance is desired in order to make contact via the holes (plugs) filled with a conductive material. This enables a connection to the wiring level formed in the lower metal layer.
• a high dielectric constant (of the material used has the advantage that the required capacitance of the capacitor can be realized with a smaller capacitor area.
• the selection of the materials for the dielectric layer is very complex because a variety of requirements must be met at the same time.
• the layer material must also have the highest possible maximum field strength, good insulation properties and good manufacturability.
• the capacitance of the capacitor must remain constant over the entire range of the voltages used; this is a condition that can be easily met for microscopic capacitors Here it is much more difficult to fulfill, since there are considerably higher electric field strengths due to the small effective distance between the capacitor plates.
• Nitride layers are particularly suitable for the construction of the dielectric layer in the circuits according to the invention. Silicon nitride Si3N4 may be mentioned here as an example.
• layer thicknesses of less than 35 nm can also be produced with a thickness less than 10 nm.
• the thickness of the layer should generally not be less than 2 nm. Such a lower limit is also necessary because otherwise fluctuations in the thickness of the layer from a few atomic layers have a large relative influence on the capacity.
• the drawing shows a partial cross section through a semiconductor structure.
• a structured lower metal layer 2 which consists for example of an aluminum alloy, is applied to an insulation layer, not shown. Between the metal layer 2 and the semiconductor substrate there may be further layers which are also not shown.
• the lower metal layer 2 is formed as an electrical connection level in surface areas of the circuit, not shown. It is thus possible to implement the contacting function and the lower capacitor plates solely through the metal layer 2. Above the metal layer 2 there is a 600 to 900 nm thick insulation layer 3, into which a large hole 5 and a small hole 6 have been etched. The holes 5 and 6 are filled over their entire surface with a conductive metal, preferably a tungsten alloy, with a significant depression occurring in the hole 5.
• a 20 nm thick dielectric layer 7 made of silicon nitride (Si3N4) is in direct contact with the insulation layer 3 and the metal fillings of the holes 5 and 6. The dielectric layer 7 is in contact with an upper metal layer 4 on its upper surface.
• the upper metal layer 4 can, for example, also consist of an aluminum alloy, like the lower metal layer 2. However, it can also be formed by a layer system, for example with the layer sequence Ti / TiN / AlSixCuy / TiN.
• the upper metal layer 4, like the lower metal layer 2 can be formed as an electrical connection level in other parts of the circuit. It is thus possible to use at least one of the two metal layers 2 and 4 several times. For this multiple use, it is only necessary to apply the dielectric layer 7 in selected surface areas. In this way, it is possible to provide capacitors for their manufacture by depositing only a single additional layer - this is the dielectric layer 7 - is required in individual surface areas.
• the holes 5, 6 are said to be filled over their entire surface if their lateral edge surfaces are in contact with the metal filling located in them up to their upper edge. As a result of the deposition and planarization processes, it is possible that these edge surfaces are completely covered, while the fill level of the metal filling inside the holes 5 and 6 does not reach the full height of the edge regions of the holes 5 and 6. This lowering or deepening of the filling is also referred to as recess or recess. In the case of small holes or those which have a narrow trench shape, only a slight recess is formed which is largely constant. On the other hand, with large holes or wide trenches, the filling is significantly reduced. The resulting marginal portions must be taken into account when dimensioning the component.
• the diameter of a circular hole between 200 nm and 500 nm.
• the width should likewise be between 200 nm and 500 nm.
• a circuit with a capacitor constructed in this way can be produced in the following way:
• Sputtering process produced the lower metal layer 2. Then an anti-reflective layer and a photoresist layer are applied.
• the photoresist contains a novolak resin, which is responsible for the layer formation, a photoactive compound such as diazonaphthoquinone and a solvent. This is followed by exposure to UV radiation using a mask. After etching away the photore- and the excess metal, the insulation layer 3 is applied.
• the holes 5, 6 are then created by reactive ion etching. The reaction gases and the gaseous reaction products form a polymer layer. This can remain on the vertical flanks of the holes 5, 6, because here the new formation of the polymer of the removal by ion bombardment predominates. The remaining holes 5, 6 are therefore slightly funnel-shaped.
• the dielectric layer 7 is then deposited. With the help of a photolithography step (lacquering, exposure and development), a resist mask is created. Subsequent wet chemical etching removes the dielectric layer 7 at those points where it does not contribute to the capacitance. Then the paint mask is removed. Now the upper metal layer 4 is sputtered on. The upper metal layer 4 is then structured with a mask which is approximately congruent with the mask used for structuring the lower metal layer 2 at this point. The desired accuracy of the capacitor is achieved by the lateral overlap of the metal layers 2, 4. Furthermore, stray capacities are avoided. The size of the capacitance formed on a hole depends on the area of the hole and the extent of the recess.
• the method shown is designed in such a way that it also ensures an accuracy of the capacity of at least 200 ppm in the case of interference effects such as line width scatter in the lithography process, isotropic portions of the etching process, uneven deposition of the layers and the further parameter fluctuations occurring in series production.

Landscapes

• Engineering & Computer Science (AREA)
• Power Engineering (AREA)
• Computer Hardware Design (AREA)
• Microelectronics & Electronic Packaging (AREA)
• Physics & Mathematics (AREA)
• Condensed Matter Physics & Semiconductors (AREA)
• General Physics & Mathematics (AREA)
• Manufacturing & Machinery (AREA)
• Semiconductor Integrated Circuits (AREA)
• Chemical & Material Sciences (AREA)
• Materials Engineering (AREA)

Applications Claiming Priority (3)

Publications (1)

Family

ID=7837984

Family Applications (1)

Country Status (5)

Families Citing this family (1)

Family Cites Families (9)

• 1997
  • 1997-08-04 DE DE1997133736 patent/DE19733736A1/de not_active Ceased
• 1998
  • 1998-08-03 JP JP2000506687A patent/JP2001526457A/ja active Pending
  • 1998-08-03 KR KR1020007001145A patent/KR20010022554A/ko not_active Application Discontinuation
  • 1998-08-03 WO PCT/DE1998/002231 patent/WO1999008328A1/de not_active Application Discontinuation
  • 1998-08-03 EP EP98948718A patent/EP1005705A1/de not_active Ceased

Non-Patent Citations (1)

Also Published As

Similar Documents

Legal Events