EP0876077A2 - Procédé et dispositif pour addition des signaux existants comme valeurs d'échangillons - Google Patents

Procédé et dispositif pour addition des signaux existants comme valeurs d'échangillons Download PDF

Info

Publication number
EP0876077A2
EP0876077A2 EP98440051A EP98440051A EP0876077A2 EP 0876077 A2 EP0876077 A2 EP 0876077A2 EP 98440051 A EP98440051 A EP 98440051A EP 98440051 A EP98440051 A EP 98440051A EP 0876077 A2 EP0876077 A2 EP 0876077A2
Authority
EP
European Patent Office
Prior art keywords
time
samples
signals
analog
sum signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP98440051A
Other languages
German (de)
English (en)
Other versions
EP0876077A3 (fr
EP0876077B1 (fr
Inventor
Hans Jürgen Dr. Matt
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xylon LLC
Original Assignee
Alcatel SA
Alcatel Alsthom Compagnie Generale dElectricite
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel SA, Alcatel Alsthom Compagnie Generale dElectricite filed Critical Alcatel SA
Publication of EP0876077A2 publication Critical patent/EP0876077A2/fr
Publication of EP0876077A3 publication Critical patent/EP0876077A3/fr
Application granted granted Critical
Publication of EP0876077B1 publication Critical patent/EP0876077B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06J—HYBRID COMPUTING ARRANGEMENTS
    • G06J1/00—Hybrid computing arrangements

Definitions

  • the invention relates to a method and a device for summing N> 1 band-limited time signals with a bandwidth B B each, which are available as analog and / or digital samples, the respective sampling frequency f A > 2B.
  • ADC analog-to-digital converter
  • DAC Digital-to-analog converter
  • Areas of application for sound mixing are for example in radio, in the record industry and in the production of other recordings.
  • one Sound mixing in audio conference calls i.e. at a Summation of several sound signals from different sources, required in the field of telecommunications.
  • a Image mixing by cross-fading multiple image signals for example in television, in the production of image plates and image recordings on other image carriers, video recorders, Camcorders and the like are common. At video conferences there is no image mixing, but will be Window for the different participants in the conference system faded into a common image.
  • the object of the present invention is in improving a process of the type mentioned at the outset in such a way that the summation with a significantly lower Computing time can be carried out that, if necessary Large number of slow and expensive adders saved and that attenuation of the signals during processing and minimizes the associated loss of information becomes.
  • this task is just as surprising solved simple and effective way in that the samples of all N time signals offset in time from one another superimposed and together in a low-pass filter of the filter bandwidth B '> B can be entered and that at the output a sum signal is tapped from the low-pass filter.
  • the samples become different in the method according to the invention Time signals are superimposed at different times and implemented analogously by means of a passive low-pass filter.
  • the samples of different signals, each sampled at a frequency f A are combined in a time-division multiplexing process to form a superimposed signal with the frequency N ⁇ f A.
  • an analog sum signal is then generated, which can be sampled at frequency f A for further processing.
  • a another advantage is that one to carry out suitable device of the inventive method without further in an integrated circuit, for example can be integrated in a VLSI chip.
  • the method according to the invention is also easy in one Install DSP software with a corresponding increase in computing time.
  • the method according to the invention is both for the formation of sums of digital as well as analog input values.
  • An embodiment of the invention is particularly preferred Method in which the samples of the N time signals are offset equidistant from one another in time. Thereby can be a rigid from the start, always known and constant temporal relation of the signals from different Define sources.
  • a further preferred embodiment of the invention provides that the sampling values offset in time from one another are entered into the low-pass filter with a clock frequency N ⁇ f A.
  • an analog Low pass filters are used, at the output of which a time continuous sum signal appears which is a perfect Sum formation of the partial signals.
  • This method is preferably developed further by that from the continuous temporal sum signal by sampling analog samples of the sum signal can be obtained.
  • a digital low-pass filter which operates at the clock frequency n ⁇ f A , and at the output of which a sum signal with n ⁇ f A samples per unit of time, ie in oversampled form is present. This enables all advantages of an oversampling process to be exploited.
  • a further development of this embodiment provides that the oversampled sum signal is passed on to a digital-to-analog (D / A) converter, which operates at the clock frequency N ⁇ f A , and its output signal via post-filtering, preferably by means of an RC element, results in the continuous sum signal.
  • D / A digital-to-analog
  • a very simple, inexpensive RC filter element can be used which, due to the oversampling, ensures adequate suppression of mirror signals which occur periodically in the frequency domain after a Fourier transformation.
  • a higher sampling frequency can also be converted by converting the sampling rate can be achieved by inserting fictitious samples "0" at intermediate points, with a perfect overall signal resulting at the end due to the low-pass filtering.
  • the inventive method is particularly simple and inexpensive Perform procedures for analog input values, when summing and low-pass filtering with a digital Signal processor is realized.
  • sampling frequency f A must be greater than or at least twice the bandwidth of the band-limited time signals.
  • the time signals from the two sources are input into a time-division multiplex unit 11, in which they are superimposed on one another at different times.
  • the sampling values of the time signals are advantageously equidistant in time, so that in the present example 11 sampling values with a frequency 2 ⁇ f A come out of the time-division multiplex unit.
  • These are entered into a low-pass filter 12 with a filter bandwidth B '> B.
  • the desired sum signal can then be tapped at the output of the low-pass filter 12.
  • FIG. 2 An improved embodiment for the processing of digital input data is shown schematically in FIG. 2.
  • the time signals from the time-division multiplexing unit 21, which in the example shown come from only two sources and are present as digital sampled values, are entered, in which a time offset is again carried out, preferably equidistantly.
  • the signals which are superimposed in time with respect to one another are then fed to a digital low-pass filter 22 clocked at a frequency 2 ⁇ f A in the present example.
  • the digital low-pass filter 22 Since the digital low-pass filter 22 always also generates periodic continuations of the signals which are undesirable, the sum signals after passing through a digital-to-analog converter (DAC) 23 are fed to a further, but analog, low-pass filter 24 which generates the small frequency components of the frequency range Passes signals and attenuates the higher frequencies strong enough so that the unwanted periodic signal artifacts are suppressed.
  • the DAC 23 like the digital low-pass filter 22, is clocked at a frequency 2 ⁇ f A , since only signals from two different sources that have been offset equidistantly from one another in the time-division multiplex unit 21 have to be processed.
  • the analog low-pass filter 24 can be a very simple, inexpensive RC element or consist of several.
  • FIG. 3a illustrates the course of the invention Process schematic:
  • Fig. 3a are among themselves the time signals from N sources are shown, the signals with "S", a subsequent digit for the number of the Source and another digit for the number of the sample designated within the initially analog signal are.
  • These signals from N different sources become the 3b, shown schematically in FIG. 3b, in which they are superimposed on each other at different times will.
  • a Equidistant time offset required while the signals from different sources not necessarily equidistant must be delayed if a filter device or a DAC has a correspondingly high signal processing speed can cope.
  • the resulting signal sequence at the output of the time-division multiplex unit 31 is fed to a normal low-pass filter 32, the bandwidth B 'of which corresponds approximately to half the sampling frequency f A , so that the signals of each individual source can be reconstructed from the sum signal.
  • Fig. 4 shows schematically the processing of samples from initially analog signals from different sources originate and in a, not explicitly shown in Fig. 4
  • Time division multiplexer unit staggered in time are so superimposed that there is between the first sample S11 from the first source and the second sample S12 from the first source all samples from all other sources (S21 to SN1).
  • This sequence is fed to an analog low-pass filter 42, from which a corresponding continuous sum signal in analog Shape comes out.
  • Fig. 5a shows the same process when entering digital samples.
  • the time-shifted superimposed signals are in turn fed to a low-pass filter 52, which is a digital low-pass filter that is clocked at a frequency N ⁇ f A.
  • a sum signal is generated with digital samples of the frequency N ⁇ f A , which, as shown in FIG. 5 b, are fed to a DAC 53 which is also clocked with N ⁇ f A.
  • Analog samples with a frequency N ⁇ f A are then available at the output of the DAC 53 and, because of the functioning of digital low-pass filters described above, must still be subjected to analog low-pass filtering in an RC element 54.
  • the sampled values selected in this so-called decimation procedure have a repetition frequency f A and also exactly represent the desired sum signal.
  • FIG. 6 is shown schematically how analog signals that offset from one another in time from a time multiplexer unit 61 and come out superimposed on an analog low pass filter 62 are supplied, at the output of a sample hold circuit 65 is provided. This in turn closes an analog-to-digital converter unit (ADC) 63, after which then enables digital further processing of the signals becomes. Suitable for converting the sampling rate are then Places where there are no samples, "Zero values" interpolated to increase the sampling frequency increase.
  • ADC analog-to-digital converter unit
  • FIG. 7 shows schematically an inventive one Device with a time-division multiplex unit 71, an interpolation device 76 to insert "zero values" and corresponding sampling rate conversion, a low-pass filter 72 and a decimator 77 for optional compacting of the Signal data according to the decimation method described above.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Automation & Control Theory (AREA)
  • Evolutionary Computation (AREA)
  • Fuzzy Systems (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computer Hardware Design (AREA)
  • Analogue/Digital Conversion (AREA)
  • Pulse Circuits (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
  • Complex Calculations (AREA)
  • Emergency Protection Circuit Devices (AREA)
EP98440051A 1997-04-18 1998-03-13 Procédé et dispositif pour addition des signaux existants comme valeurs d'échangillons Expired - Lifetime EP0876077B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19716314 1997-04-18
DE19716314A DE19716314A1 (de) 1997-04-18 1997-04-18 Verfahren und Vorrichtung zur Addition von als Abtastwerte vorliegenden Signalen

Publications (3)

Publication Number Publication Date
EP0876077A2 true EP0876077A2 (fr) 1998-11-04
EP0876077A3 EP0876077A3 (fr) 2001-02-07
EP0876077B1 EP0876077B1 (fr) 2007-04-18

Family

ID=7826956

Family Applications (1)

Application Number Title Priority Date Filing Date
EP98440051A Expired - Lifetime EP0876077B1 (fr) 1997-04-18 1998-03-13 Procédé et dispositif pour addition des signaux existants comme valeurs d'échangillons

Country Status (5)

Country Link
US (1) US6272181B1 (fr)
EP (1) EP0876077B1 (fr)
JP (1) JP4056126B2 (fr)
CA (1) CA2230481A1 (fr)
DE (2) DE19716314A1 (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ATE272915T1 (de) * 1999-05-10 2004-08-15 Infineon Technologies Ag Empfängerschaltung für kommunikationsendgerät und verfahren zur signalverarbeitung in einer empfängerschaltung
US6922160B1 (en) * 2002-10-09 2005-07-26 Unisys Corporation Scalable bus system and method for communicating digital data using analog modulation and demodulation
US20060187971A1 (en) * 2005-02-18 2006-08-24 Lum Richard K K Method and apparatus for concurrently transmitting a digital control signal and an analog signal from a sending circuit to a receiving circuit
US7480012B1 (en) * 2005-02-24 2009-01-20 Pixelworks, Inc. Multiplexed video digitization system and method
US7698582B2 (en) * 2005-12-23 2010-04-13 Schweitzer Engineering Laboratories, Inc. Apparatus and method for compensating digital input delays in an intelligent electronic device

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3614521A (en) * 1969-11-28 1971-10-19 Us Air Force Multichannel multiplexed quasi three-dimensional display system
EP0695066A2 (fr) * 1994-07-29 1996-01-31 Rohde & Schwarz GmbH & Co. KG Modulateur numérique pour des signaux vidéo

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3787785A (en) * 1972-05-15 1974-01-22 Collins Radio Co Phase representative digital signal modulating apparatus
US4313195A (en) * 1979-04-23 1982-01-26 Sangamo Weston, Inc. Reduced sample rate data acquisition system
FR2498403A1 (fr) 1981-01-21 1982-07-23 Telephonie Ind Commerciale Procede et dispositif de melange de signaux basse frequence transmis par des voies temporelles differentes vers un meme organe telephonique recepteur
US4479212A (en) * 1982-03-12 1984-10-23 At&T Bell Laboratories Conference circuit
JPS60237527A (ja) * 1984-05-11 1985-11-26 Mitsubishi Electric Corp Ａ−ｄ変換装置
JPS60249460A (ja) * 1984-05-25 1985-12-10 Nec Corp 音声会議ブリツジ方式
US4994899A (en) * 1988-03-23 1991-02-19 Scientific Atlanta, Inc. Frequency generation for extended bandwidth MAC color television encoding and decoding
JPH0773219B2 (ja) * 1988-06-16 1995-08-02 富士通株式会社 並直列変換装置
US5208545A (en) * 1991-03-27 1993-05-04 Schweitzer Engineering Laboratories Inc. Apparatus and method for eliminating phase skew in a multi-channel data acquisition system
DE4113119A1 (de) * 1991-04-22 1992-10-29 Siemens Ag Verfahren und schaltungsanordnung zur messung der mittleren periodendauer einer folge von impulsen
US5193000A (en) * 1991-08-28 1993-03-09 Stereographics Corporation Multiplexing technique for stereoscopic video system
US5596647A (en) * 1993-06-01 1997-01-21 Matsushita Avionics Development Corporation Integrated video and audio signal distribution system and method for use on commercial aircraft and other vehicles
DE9419712U1 (de) * 1994-12-08 1995-01-26 Siemens AG, 80333 München Schaltung zur Bildung eines analogen Ausgangssignals entsprechend der Summe zweier Signale
JPH08205105A (ja) * 1995-01-26 1996-08-09 Hitachi Denshi Ltd ディジタル信号伝送システム

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3614521A (en) * 1969-11-28 1971-10-19 Us Air Force Multichannel multiplexed quasi three-dimensional display system
EP0695066A2 (fr) * 1994-07-29 1996-01-31 Rohde & Schwarz GmbH & Co. KG Modulateur numérique pour des signaux vidéo

Also Published As

Publication number Publication date
EP0876077A3 (fr) 2001-02-07
JP4056126B2 (ja) 2008-03-05
EP0876077B1 (fr) 2007-04-18
JPH1175273A (ja) 1999-03-16
CA2230481A1 (fr) 1998-10-18
DE59813972D1 (de) 2007-05-31
DE19716314A1 (de) 1998-10-22
US6272181B1 (en) 2001-08-07

Similar Documents

Publication Publication Date Title
DE69016591T2 (de) Einrichtung zur adaptiven Abrundung von Videosignalen.
DE3044208C2 (de) Interpolator zur Erhöhung der Wortgeschwindigkeit eines digitalen Signals
DE2840243C2 (fr)
DE69027056T2 (de) Abtastfrequenzumwandler
CH663503A5 (de) Verfahren zum reduzieren der datenuebertragungsgeschwindigkeit von videoinformationen.
DE69705976T2 (de) Interpolierende Digital-Analog-Wandler-Architektur zur verbesserten Störsignalunterdrückung
DE2558971A1 (de) Anordnung zur erzeugung von digitalen pal-farbdifferenzsignalen
DE2413191A1 (de) Verfahren zur verarbeitung von in form elektrischer analogsignale vorliegender daten und anordnung zur durchfuehrung des verfahrens
DE69613203T2 (de) Schaltung zur digitalen Nyquistfilterung von Zwischenfrequenzsignalen
EP0494990B1 (fr) Procede pour transmettre un signal
DE69114129T2 (de) Dezimationsfilter für Sigma-Delta Konverter und Datenendeinrichtung mit einem solchen Filter.
DE3442613A1 (de) Synchronisierstufe zur gewinnung eines synchronisiersignals mit geringem jitter aus einer biternaeren datenfolge
DE2839229C2 (de) Frequenzweiche mit einem Transversalfilter
DE4337135C1 (de) Drop-and-Add-Multiplexer zur Umsetzung und Aufbereitung eines Frequenzmultiplexsignals
EP0876077B1 (fr) Procédé et dispositif pour addition des signaux existants comme valeurs d'échangillons
DE4326390C2 (de) Verfahren zur Störsignalbefreiung von Videosignalen
DE69314387T2 (de) Nicht-ganzzahlige Verzögerungsschaltung
EP0581059B1 (fr) Procédé et appareil de réduction de bruit d'un signal TV ou vidéo
DE69611987T2 (de) Übertragungssystem mit zeitabhängigen filterbänken
DE3238868A1 (de) Verfahren und schaltungsanordnung zum umsetzen eines mit einer datenrate auftretenden datenstroms in einen mit einer anderen datenrate auftretenden datenstrom, insbesondere eines durch ein farb-videoinformationssignal gegebenen datenstroms
DE69025280T2 (de) Verfahren und Vorrichtung zur digitalen Videosignalverarbeitung
DE102007041868B4 (de) Diskrete Synthese unter Verwendung versetzter Nyquist-Regionen vermeidet schutzband-induzierte Löcher in der Nähe einer Nyquist-Grenze
DE3308703C2 (fr)
EP0472764B1 (fr) Procédé de réduction du bruit d'un signal de télévision couleur
EP0148528B1 (fr) Méthode et circuit pour augmenter la résolution d'un signal digital dépendant du temps

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE ES FR GB IT NL SE

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

RAP3 Party data changed (applicant data changed or rights of an application transferred)

Owner name: ALCATEL

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

RIC1 Information provided on ipc code assigned before grant

Free format text: 7H 04Q 11/04 A, 7H 03H 17/06 B

17P Request for examination filed

Effective date: 20010619

AKX Designation fees paid

Free format text: DE ES FR GB IT NL SE

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: NAXOS DATA LLC

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE ES FR GB IT NL SE

GBT Gb: translation of ep patent filed (gb section 77(6)(a)/1977)

Effective date: 20070427

REF Corresponds to:

Ref document number: 59813972

Country of ref document: DE

Date of ref document: 20070531

Kind code of ref document: P

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070718

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070729

ET Fr: translation filed
NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070418

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20080121

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070418

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20120328

Year of fee payment: 15

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20120227

Year of fee payment: 15

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20120330

Year of fee payment: 15

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20130313

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20131129

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 59813972

Country of ref document: DE

Effective date: 20131001

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130313

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130402

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131001