EP0351166B1 - Circuit logique utilisable avec une faible tension d'alimentation - Google Patents

Circuit logique utilisable avec une faible tension d'alimentation Download PDF

Info

Publication number
EP0351166B1
EP0351166B1 EP89306979A EP89306979A EP0351166B1 EP 0351166 B1 EP0351166 B1 EP 0351166B1 EP 89306979 A EP89306979 A EP 89306979A EP 89306979 A EP89306979 A EP 89306979A EP 0351166 B1 EP0351166 B1 EP 0351166B1
Authority
EP
European Patent Office
Prior art keywords
transistors
transistor
circuit
logic circuit
level
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP89306979A
Other languages
German (de)
English (en)
Other versions
EP0351166A3 (fr
EP0351166A2 (fr
Inventor
Atsusi C/O Patent Division Ogawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Publication of EP0351166A2 publication Critical patent/EP0351166A2/fr
Publication of EP0351166A3 publication Critical patent/EP0351166A3/fr
Application granted granted Critical
Publication of EP0351166B1 publication Critical patent/EP0351166B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/26—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback
    • H03K3/28—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback
    • H03K3/281—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator
    • H03K3/286—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable
    • H03K3/288—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable using additional transistors in the input circuit
    • H03K3/2885—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable using additional transistors in the input circuit the input circuit having a differential configuration
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/26—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback
    • H03K3/28—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback
    • H03K3/281—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator
    • H03K3/286—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable
    • H03K3/289—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable of the master-slave type

Definitions

  • the present invention relates to a logic circuit, and more particularly to a master-slave type flip-flop logic circuit operable at a low driving voltage.
  • FIGURE 1 A conventional logic circuit employing bipolar transistors is shown in FIGURE 1.
  • an input signal which changes between two logic states, i.e., the high level state (referred as H level hereafter) and the low level state (referred as L level hereafter) is applied to an input terminal 10.
  • This input signal is applied to the base of a transistor 12 of a first differential amplifier circuit 14 through a capacitor 16.
  • a resistor 18 is connected between the base of the transistor 12 and a power supply terminal 20 with a source voltage Vcc.
  • the first differential amplifier circuit 14 comprises the transistor 12 and a transistor 22, whose emitters are connected with each other.
  • Load resistors 24 and 26 are connected between the collectors of the transistors 12 and 22 and the power supply terminal 20, respectively.
  • the connection node between the emitters of the transistors 12 and 22 is connected to a reference potential supply terminal 28 via a current source 30.
  • Two transistors 32 and 34 are coupled in parallel between the power supply terminal 20 and the reference potential supply terminal 28 through current sources 36 and 38, respectively.
  • the bases of the transistors 32 and 34 are connected to the collectors of the transistors 12 and 22.
  • potentials on the collectors of the transistors 12 and 22 are led to the bases of transistors 32 and 34.
  • currents supplied from current sources 36 and 38 to the transistors 32 and 34 are differentially controlled by the transistors 12 and 22, respectively.
  • Transistors 40, 42, 44, 46, 48, 50, 52, 54, 56, 58, 60 and 62 constitute a master-slave flip-flop 64 in a type of a double-balance type differential circuit.
  • the transistors 40, 42, 44, 46, 48, 50, 52, 54, 56, 58, 60 and 62 constitute six differential circuits 66, 68, 70, 72, 74 and 76.
  • the transistors 40 and 42 constitute a second differential circuit 66.
  • the transistors 44 and 46 constitute a third differential circuit 68.
  • the transistors 48 and 50 constitute a fourth differential circuit 70.
  • the transistors 52 and 54 constitute a fifth differential circuit 72.
  • the transistors 56 and 58 constitute a sixth differential circuit 74.
  • the transistors 60 and 62 constitute a seventh differential circuit 76. That is, the emitters of the transistors 40 and 42 are connected in common and then the common emitter connection node thereof is coupled to the collector of the transistor 56. The emitters of the transistors 44 and 46 are connected in common and then the common emitter connection node thereof is coupled to the collector of the transistor 58. The emitters of the transistors 48 and 50 are connected in common and then the common emitter connection node thereof is coupled to the collector of the transistor 60. The emitters of the transistors 52 and 54 are connected in common and then the common emitter connection node thereof is coupled to the collector of the transistor 62.
  • the emitters of the transistors 56 and 58 are connected in common and then the common emitter connection node thereof is coupled to the reference potential supply terminal 28 through a current source 78.
  • the emitters of the transistors 60 and 62 are connected in common and then the common emitter connection node thereof is coupled to the reference potential supply terminal 28 through a current source 80.
  • the transistors 56 and 58 in the sixth differential circuit 74 differentially drive the transistors 40, 42, 44 and 46.
  • the transistors 60 and 62 in the seventh differential circuit 76 differentially drive transistors 48, 50, 52 and 54.
  • the bases of the transistors 56 and 62 are connected to each other.
  • the bases of the transistors 58 and 60 are connected to each other.
  • the current source 78 supplies a current controlled by the input signal to the input terminal 10.
  • the current source 80 supplies a current controlled by the same input signal.
  • the collectors of the transistors 40 and 44 are commonly connected to the power supply terminal 20 through a load resistor 82.
  • the collectors of the transistors 42 and 46 are commonly connected to the power supply terminal 20 through a load resistor 84.
  • the collectors of the transistors 48 and 52 are commonly connected to the power supply terminal 20 through a load resistor 86.
  • the collectors of the transistors 50 and 54 are commonly connected to the power supply terminal 20 through a load resistor 88.
  • the common collector connection node 90 of the transistors 40 and 44 is connected to the bases of the transistors 42 and 52.
  • the common collector connection node 92 of the transistors 42 and 46 is connected to the bases of the transistors 40 and 54.
  • the common collector connection node 94 of the transistors 48 and 52 is connected to the bases of the transistors 46 and 50.
  • the common collector connection node 96 of the transistors 50 and 54 is connected to the bases of the transistors 44 and 48.
  • the common collector connection node 92 of the transistors 42 and 46 is connected to an output terminal 98.
  • P10 indicates a potential on the input terminal 10 according to the input signal.
  • P12 and P22 indicate potentials on the collectors of the transistors 12 and 22, respectively.
  • P90, P92, P94 and P96 indicate potentials appearing on the common collector connection nodes 90, 92, 94 and 96 in the master-slave flip-flop 64 comprised of the transistors 40, 42, 44, 46, 48, 50, 52, 54, 56 58, 60 and 62.
  • symbols H and L in Table 1 denote high level and low level, respectively.
  • the potential P10 is the H level when a current does not flow through the resistor 18. While, the potential P10 is the L level when a current flows through the resistor 18
  • the input signal applied to the input terminal 10 is initially the L level. Then, the level of the input signal alternately changes between the L level and the H level.
  • the potential P10 on the base of the transistor 12 changes, as like L -> H -> L -> H.... It is also assumed that initially the transistor 48 is turned ON while the transistor 50 is turned OFF.
  • the potential P94 is the L level while the potential P96 is the H level.
  • the potential P90 is put to the L level and the potential P92 is put to the H level, according to the nature of the second differential circuit 68.
  • the transistor 12 is turned OFF while the transistor 22 is turned ON.
  • the potential P12 becomes the H level and this H level potential appears directly at the emitter of the transistor 32.
  • the transistors 58 and 60 are turned ON, and the transistors 56 and 62 are turned OFF. Accordingly, the current flow routes in the state I will be the route of the load resistor 82 -> the transistor 44 -> the transistor 58 -> the current source 78 and the route of the load resistor 86 -> the transistor 48 -> the transistor 60 -> the current source 80.
  • the conduction states of the transistors 12 and 22 are reversed.
  • the potential P12 is changed to the L level and the potential P22 is changed to the H level.
  • the conduction states of the transistors 56, 58, 60 and 62 are also reversed.
  • the conduction states of the transistors 44 and 46 at the operation state I are latched by the transistors 40 and 42 of the second differential circuit 66.
  • the transistors 48 and 50 are both turned OFF in the operation state II.
  • the transistor 54 of the fifth differential circuit 72 is turned ON in response to the reverse operation of the seventh differential circuit 76.
  • the transistor 22 When the potential P10 again becomes the L level (operation state III), the transistor 22 is turned OFF and the transistor 12 is turned ON. As a result, the potential P22 is the L level and the potential P12 is the H level.
  • the states of the sixth and seventh differential circuits 74 and 76 are reversed from the operation state II. As a result, the transistors 48 and 50 latch the states of the transistors 52 and 54. Thus, the transistor 50 is turned ON but the transistor 48 is turned OFF.
  • the transistors 44 and 46 also latch the states of the transistors 40 and 42. Thus, the transistor 46 is turned ON but the transistor 44 is turned OFF.
  • the sixth and seventh differential circuit 74 and 76 are reversed from the operation state III.
  • the transistors 42 and 40 latch the states of the transistors 44 and 46.
  • the transistor 42 is turned ON but the transistor 40 is turned OFF.
  • the transistors 52 and 54 also latch the states of the transistors 48 and 50.
  • the transistor 52 is turned ON but the transistor 54 is turned OFF.
  • the logic circuit shown in FIGURE 1 functions as a master-slave flip-flop which divides the frequency of the input signal into a half.
  • the logic circuit or the master-slave circuit have been used in many portable electronic equipments such as a remote control hand set, an IC card, etc.
  • the portable equipments have required as battery as simple as possible.
  • the master-slave circuit cannot operate well. Therefore, provision of a logic circuit that is capable of performing the master-slave operation accurately at lower voltages is desirable.
  • the conventional circuit has a relatively long series route or connection in which two or more base-emitter junctions are included between power supply terminals.
  • the base-emitter junctions of the transistors 40 and 56 are connected in series between the power supply terminal 20 and the reference potential supply terminal 28.
  • Each of the base-emitter junctions has a prescribed voltage, i.e., a so-called base-emitter junction voltage Vbe (minimum voltage required for ON/OFF operation of transistors).
  • Vbe base-emitter junction voltage
  • the base-emitter junction voltage Vbe are about 0.8 volts.
  • the conventional logic circuit has a problem in that the circuit does not operate unless the power source supplies a voltage about two times the base-emitter junction voltage Vbe.
  • a data latch is disclosed in IBM Technical Disclosure Bulletin vol. 29 no. 12 (May 1987) pages 5587-5588.
  • two pairs of transistors having respective common terminals, form a differential means.
  • Current sources are connected to the two common terminals, while the currents drawn through the pairs of transistors are adjusted by control signals applied thereto.
  • the present invention therefore seeks to provide a low driving voltage operation logic circuit that eliminates the problem and operates at extremely low voltage, for instance, even when the available voltage from an ordinary battery drops quite low.
  • a low driving voltage operation logic circuit responsive to a power source voltage applied between first and second power source terminals for modifying an input signal according to a predetermined logic pattern
  • the circuit comprising: input control means including at least one pair of input transistors, each generating a corresponding pair of control signals having opposite levels, in response to the input signal; differential means including a plurality of pairs of transistors for dividing the frequency of the control signals, each pair of transistors having a common terminal and having associated therewith a current source connected between the common terminal and the first power source terminal; wherein the input transistors are respectively connected between the common terminals and the second power source terminal; CHARACTERISED IN THAT the input transistors each have emitter area substantially larger than the emitter area of each paired transistor and the logic circuit includes only a single base-to-emitter junction in each path through the differential means between the second power source terminal and the respective common terminal.
  • the low driving voltage operation logic circuit includes a master-slave flip-flop 64 that is a combination of differential circuit transistor circuit and a latch transistor circuit for latching the operating state of the differential circuit transistor circuit, a current source with prescribed paired devices of these transistor circuits, and an input stage transistor circuit having a larger emitter area than these paired devices for controlling the operation of the master-slave flip-flop 64 according to the operation of the input stage transistor circuit.
  • the ON/OFF operation of the circuit section combining the differential circuit performing the master-slave operation with the latch circuit is controlled by the input circuit transistors, the emitter areas of which are made wider than the emitter areas of the differential circuit transistors.
  • the ON/OFF operation can be definitely executed and it becomes unnecessary to provide a differential circuit for the lower portions of the latch circuit and the differential circuit.
  • FIGURES 2 through 7 The present invention will now be described in detail with reference to the accompanying drawings, namely, FIGURES 2 through 7.
  • like reference numerals and letter are used to designate elements like or equivalent to those used in FIGURE 1 for the sake of simplicity of explanation.
  • FIGURE 2 is a circuit diagram showing the embodiment of the low driving voltage operation master-slave flip-flop.
  • an input signal which changes between two logic states, i.e., the H level and the L level is applied to an input terminal 10.
  • This input signal is applied to the base of a transistor 12 of a first differential circuit 14 through a capacitor 16.
  • a resistor 18 is connected between the base of the transistor 12 and a power supply terminal 20 with a source voltage Vcc.
  • the first differential circuit 14 comprises the transistor 12 and a transistor 22, whose emitters are connected with each other.
  • Load resistors 24 and 26 are connected between the collectors of the transistors 12 and 22 and the power supply terminal 20, respectively.
  • a connection node between the emitters of the transistors 12 and 22 is connected to a reference potential supply terminal 28 via a current source 30.
  • Four transistors 32a, 32b, 34a and 34b are coupled in parallel between the power supply terminal 20 and the reference potential supply terminal 28 through current sources 36a, 36b, 38a and 38b, respectively.
  • the bases of the transistors 32a and 32b are commonly connected to the collector of the transistor 12.
  • the bases of the transistors 34a and 34b are connected to the collector of the transistor 22.
  • the potential P12 on the collector of the transistor 12 is led to the bases of transistors 32a and 32b.
  • the potential P22 on the collector of the transistor 22 is led to the bases of transistors 34a and 34b.
  • currents supplied from current sources 36a, 36b, 38a and 38b to the transistors 32a, 32b, 34a and 34b are differentially controlled by the transistors 12 and 22.
  • Transistors 40, 42, 44, 46, 48, 50, 52 and 54 constitute a master-slave flip-flop 64 in a type of a double-balance type differential circuit. That is, the master-slave flip-flop 64 includes four differential circuits which are mutually connected as described below.
  • the transistors 40 and 42 constitute a second differential circuit 66.
  • the transistors 44 and 46 constitute a third differential circuit 68.
  • the transistors 48 and 50 constitute a fourth differential circuit 70.
  • the transistors 52 and 54 constitute a fifth differential circuit 72. That is, the emitters of the transistors 40 and 42 are connected in common and then the common emitter connection node thereof is coupled to the reference potential supply terminal 28 through the current source 36a.
  • the emitters of the transistors 44 and 46 are connected in common and then the common emitter connection node thereof is coupled to the reference potential supply terminal 28 through the current source 38a.
  • the emitters of the transistors 48 and 50 are connected in common and then the common emitter connection node thereof is coupled to the reference potential supply terminal 28 through the current source 38b.
  • the emitters of the transistors 52 and 54 are connected in common and then the common emitter connection node thereof is coupled to the reference potential supply terminal 28 through the current source 36b.
  • the collectors of the transistors 40 and 44 are commonly connected to the power supply terminal 20 through a load resistor 82.
  • the collectors of the transistors 42 and 46 are commonly connected to the power supply terminal 20 through a load resistor 84.
  • the collectors of the transistors 48 and 52 are commonly connected to the power supply terminal 20 through a load resistor 86.
  • the collectors of the transistors 50 and 54 are commonly connected to the power supply terminal 20 through a load resistor 88.
  • the common collector connection node 90 of the transistors 40 and 44 is connected to the bases of the transistors 42 and 52.
  • the common collector connection node 92 of the transistors 42 and 46 is connected to the bases of the transistors 40 and 54.
  • the common collector connection node 94 of the transistors 48 and 52 is connected to the bases of the transistors 46 and 50.
  • the common collector connection node 96 of the transistors 50 and 54 is connected to the bases of the transistors 44 and 48.
  • the common collector connection node 92 of the transistors 42 and 46 is connected to an output terminal 98.
  • the transistors 32a, 32b, 34a and 34b have emitter areas much larger than those of the transistors 40, 42, 44, 46, 48, 50, 52 and 54.
  • the emitter area ratio of the transistor 32a to the transistors 40 and 42 of the second differential circuit 66 is set at N1 : 1.
  • the emitter area ratio of the transistor 32b to the transistors 52 and 54 of the fifth differential circuit 72 is set at N2 : 1.
  • the emitter area ratio of the transistor 34a to the transistors 44 and 46 of the third differential circuit 68 is set at N3 : 1.
  • the emitter area ratio of the transistor 34b to the transistors 48 and 50 of the fourth differential circuit 70 is set at N4 : 1.
  • the ratios N1 through N4 are much larger than one (N1, N2, N3, N4 »> 1), e.g., as high as 10 or more.
  • the transistor 12 is turned OFF and the transistor 22 is turned ON. Therefore, the potential P22 on the collector of the transistor 22 becomes the L level and the potential P12 on the collector of the transistor 12 becomes the H level. According to the H Level of the potential P12 at the time, the transistors 32a and 32b are both turned ON. Now the emitter area ratios of the transistors 32a and 32b are set sufficiently larger than those of the transistors 40, 42, 52 and 54, currents supplied from the current sources 36a and 36b almost flow through the transistors 32a and 32b.
  • the emitter area of the transistor 32a is ten times larger than the emitter areas of each of the transistors 40 and 42, ten to eleven (10/11) times of the current of the current source 36a will flow through the transistor 32a. As a result, the transistors 40 and 42 are biased in the nearly cut-off state.
  • the transistors 40, 42, 52 and 54 are turned OFF.
  • the transistors 40, 42, 52 and 54 are turned OFF.
  • each of the transistors 34a and 34b Since the emitter area of each of the transistors 34a and 34b is sufficiently larger than the emitter areas of each of the transistors 44, 46, 48 and 50, currents supplied from the current sources 38a and 38b almost flow through the transistors 34a and 34b. Therefore, in this operating state II corresponding to the H Level state of the input signal after changing from the L Level, the transistors 44, 46, 48 and 50 are turned OFF. Likewise, in the operating state IV corresponding to the other H Level state of the input signal after changing from the other L Level, the transistors 44, 46, 48 and 50 are turned OFF.
  • the flip-flop operation is carried out in the master-slave flip-flop 64.
  • the flip-flop operation will be explained for each of the operating states I, II, III and IV.
  • the potential P10 of the input signal changes, as shown by a graph 3a in FIGURE 3.
  • the potentials P90, P92, P94 and P96 on the common collector connection nodes 90, 92, 94 and 96 change, as shown by graphs 3b, 3c, 3d and 3e in FIGURE 3.
  • the transistors 40, 42, 52 and 54 are turned OFF as described above.
  • the potential P10 of the input signal is the L level and the transistor 48 is turned ON at the initial state after the power source has been turned ON, likewise in FIGURE 1.
  • the transistor 44 is turned ON, but the transistor 46 is turned OFF according to the differential operation of the third differential circuit 68.
  • the potential P90 changes to the L level.
  • the potential P92 changes to the H level.
  • the potential P94 changes to the L level, and the potential P96 changes to the H level.
  • the transistors 44, 46, 48 and 50 are turned OFF due to the differences of the emitter areas.
  • the transistor 40 is here turned ON but the transistor 42 is turned OFF (latch operation).
  • the potential P90 is held at the L level and the potential P92 is held at the H level in this operation change between the states I and II.
  • the transistor 52 is turned OFF by the L level state of the potential P90 but the transistor 54 is turned ON by the H level state of the potential P92.
  • the transistors 32a and 32b are again turned ON.
  • the currents of the current sources 36a and 36b flow through the transistors 32a and 32b.
  • the transistors 40, 42, 52 and 54 are turned OFF.
  • the transistors 48 and 50 latch the states of the transistors 52 and 54 in the operating state II, the transistor 50 is turned ON but the transistor 48 is turned OFF.
  • the potential P94 is held at the H level and the potential P96 is held at the L level in this operation change between the states II and III.
  • the transistor 46 is turned ON by the H level state of the potential P94, and the transistor 44 is turned OFF by the L level state of the potential P96.
  • the transistors 44, 46, 48 and 50 are turned OFF.
  • the transistor 46 was turned ON and the transistor 44 was turned OFF in the operating state III, the transistor 42 is turned ON but the transistor 40 is turned OFF.
  • the potential P90 is held at the H level and the potential P92 is held at the L level.
  • the transistor 52 is turned ON by the H level state of the potential P90 and the transistor 54 is turned OFF by the L level state of the potential P92.
  • currents flow through the route of the load resistor 84 -> the transistor 42 -> the current source 36a and the route of the load resistor 86 -> the transistor 52 -> the current source 36b. Therefore, the potential P94 changes to the L level and the potential P96 changes to the H level.
  • Table 2 shown below illustrates the ON/OFF operations of the transistors 40, 42, 44, 46, 48, 50, 52 and 54 of the second, third, fourth and fifth differential circuits 66, 68, 70 and 72.
  • the embodiment of the logic circuit or the master-slave flip-flop performs the same master-slave flip-flop operation as in the circuit shown in FIGURE 1.
  • all of current paths between the power supply terminal 20 and the reference potential supply terminal 28 include only a single base-emitter junction of transistors.
  • the flip-flop operation can be performed at a power source voltage lower than the voltage of the circuit of FIGURE 1.
  • the circuit of the embodiment can operate at the voltage about 0.9 volts.
  • FIGURE 4 shows the master-slave flip-flop operation of the embodiment at the power source voltage Vcc of 0.9 volts.
  • Graph 4a illustrates the potential P10 or the input signal
  • Graph 4b illustrates the potential P92, i.e., the output signal. It can be seen from FIGURE 4 that the output signal changes in the frequency a half of the input signal. Thus, the frequency dividing operation is performed.
  • the second embodiment of the logic circuit ensures the ON/OFF operations of the transistors 40, 42, 44, 46, 48, 50, 52 and 54 of the second, third, fourth and fifth differential circuits 66, 68, 70 and 72.
  • the load resistors 82 and 84 are connected to the power supply terminal 20 through a voltage reduction resistor 100. Also, the load resistors 86 and 88 are connected to the power supply terminal 20 through a voltage reduction resistor 102. Other portions of the circuit are the same as the above embodiment, as shown in FIGURE 2.
  • the voltage reduction resistors 100 and 102 decrease the power source voltages supplied to the second to fifth differential circuits 66, 68, 70 and 72 lower than the voltage supplied to the transistors 32a, 32b, 34a and 34b.
  • currents flowing through the transistors 40, 42, 44, 46, 48, 50, 52 and 54 further decrease in comparison to the above embodiment.
  • the transistors 40, 42, 44, 46, 48, 50, 52 and 54 are much biased to the OFF state, in comparison to the ON state of the transistors 32a, 32b, 34a and 34b.
  • the master-slave flip-flop operation of the circuit is assured.
  • This third embodiment of the logic circuit is a circuit with required terminals arranged so that it can be used as a D-type flip-flop circuit.
  • the circuit elements are assigned the same references as those shown in FIGURE 2.
  • the Q terminal is connected to the common collector connection node 90 of the transistors 44 and 40.
  • the Q terminal is connected to the common collector connection node 92 of the transistors 42 and 46.
  • the D-input terminal is connected to the base of the transistor 52.
  • the D -input terminal is connected to the base of the transistor 54.
  • the base of the transistor 52 and the common collector connection node 90 of the transistors 40 and 44 are separated.
  • the base of the transistor 54 and the common collector connection node 92 of the transistors 42 and 46 are separated.
  • a clock signal is applied to the input terminal 10 as the input signal.
  • This fourth embodiment of the logic circuit provides a latch circuit.
  • the circuit elements are assigned the same references as those shown in FIGURE 2.
  • the bases of the transistors 52 and 54 of the fifth differential circuit 72 are connected to opposite phase input terminals 104a and 104b for receiving an input signal to be latched.
  • the bases of the transistors 52 and 54 are separated from the common collector connection nodes 90 and 92.
  • the common collector connection node 96 is connected to a latch output terminal 98.
  • the base of the transistor 12 is coupled to a clock signal input terminal 10 .
  • Other portions of the circuit are the same as the above embodiment, as shown in FIGURE 2.
  • the input signal applied to the latch input terminal 104a and 104b is latched at the timing of the leading edge of the clock signal.
  • the logic operation such as the flip-flop operation can be made more accurate by making the emitter area N2 of the transistor 32b larger than the emitter area N4 of the transistor 34b, and the emitter area N3 of the transistor 34a larger than the emitter area N1 of the transistor 32a, that is, N2 > N4 and N3 > N1. Further, it has been confirmed that this circuit operates stably even in the high frequency range.
  • the present invention can provide an extremely preferable logic circuit.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Bipolar Integrated Circuits (AREA)

Claims (5)

  1. Circuit logique utilisable avec une faible tension d'alimentation qui réagit à une tension de source d'énergie électrique appliquée entre des première et seconde bornes de source d'énergie électrique pour modifier un signal d'entrée selon un modèle logique prédéterminé, le circuit comprenant :
       des moyens de commande d'entrée comprenant au moins une paire de transistors d'entrée (32a, 32b, 34a, 34b), chacun produisant une paire correspondante de signaux de commande ayant des niveaux opposés, en réponse au signal d'entrée ;
       des moyens différentiels (64) comprenant plusieurs paires de transistors pour diviser la fréquence des signaux de commande, chaque paire de transistors ayant une borne commune et ayant, associée avec celle-ci, une source de courant raccordée entre la borne commune et la première borne de la source d'énergie électrique ;
       dans lequel, les transistors d'entrée sont raccordés, respectivement, entre les bornes communes et la seconde borne de la source d'énergie électrique ;
       caractérisé en ce que les transistors d'entrée (32a,32b,34a,34b) ont chacun une surface d'émetteur sensiblement plus grande que la surface d'émetteur de chaque transistor apparié (40, 42, 44, 46, 48, 50, 52, 54) et en ce que le circuit logique comprend seulement une unique jonction base-émetteur dans chaque chemin à travers les moyens différentiels entre la seconde borne de la source d'énergie électrique et la borne commune respective.
  2. Circuit logique selon la revendication 1, comprenant, de plus, des moyens de réduction d'énergie (100, 102) raccordés entre la seconde borne de source d'énergie électrique et les moyens différentiels (64) pour fournir une tension de fonctionnement, inférieure à la tension de source d'énergie électrique, aux moyens de commande d'entrée.
  3. Circuit logique selon la revendication 1 ou la revendication 2, dans lequel les moyens différentiels (64) comprennent un circuit de bascule bistable du type D.
  4. Circuit logique selon la revendication 1 ou la revendication 2, dans lequel les moyens différentiels (64) comprennent un circuit de bascule bistable du type maître-esclave.
  5. Circuit logique selon l'une quelconque des revendications précédentes, dans lequel chaque transistor d'entrée (32a, 32b, 34a, 34b) correspond à une paire de transistors des moyens différentiels, et les rapports respectifs de la surface d'émetteur de chaque transistor d'entrée aux surfaces d'émetteurs des transistors de la paire correspondante de transistors des moyens différentiels, sont inégaux.
EP89306979A 1988-07-11 1989-07-10 Circuit logique utilisable avec une faible tension d'alimentation Expired - Lifetime EP0351166B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP63172263A JPH0221717A (ja) 1988-07-11 1988-07-11 低電圧駆動形論理回路
JP172263/88 1988-07-11

Publications (3)

Publication Number Publication Date
EP0351166A2 EP0351166A2 (fr) 1990-01-17
EP0351166A3 EP0351166A3 (fr) 1991-06-12
EP0351166B1 true EP0351166B1 (fr) 1994-11-23

Family

ID=15938655

Family Applications (1)

Application Number Title Priority Date Filing Date
EP89306979A Expired - Lifetime EP0351166B1 (fr) 1988-07-11 1989-07-10 Circuit logique utilisable avec une faible tension d'alimentation

Country Status (5)

Country Link
US (1) US4977335A (fr)
EP (1) EP0351166B1 (fr)
JP (1) JPH0221717A (fr)
KR (1) KR920009204B1 (fr)
DE (1) DE68919447T2 (fr)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE58906599D1 (de) * 1989-09-11 1994-02-10 Siemens Ag Kippschaltung mit Schalthysterese.
US5070257A (en) * 1990-09-28 1991-12-03 Hughes Aircraft Company Circuitry for controlled rate of power application to CMOS microcircuits
US5289055A (en) * 1992-11-17 1994-02-22 At&T Bell Laboratories Digital ECL bipolar logic gates suitable for low-voltage operation
US5814845A (en) * 1995-01-10 1998-09-29 Carnegie Mellon University Four rail circuit architecture for ultra-low power and voltage CMOS circuit design
JP2888182B2 (ja) * 1995-10-09 1999-05-10 日本電気株式会社 フリップフロップ回路
JP3047808B2 (ja) * 1996-03-28 2000-06-05 日本電気株式会社 フリップフロップ回路
US6366061B1 (en) 1999-01-13 2002-04-02 Carnegie Mellon University Multiple power supply circuit architecture
US6166571A (en) * 1999-08-03 2000-12-26 Lucent Technologies Inc. High speed frequency divider circuit
US6433595B1 (en) * 2001-09-05 2002-08-13 Qantec Communication, Inc. Method of system circuit design and circuitry for high speed data communication
JP4539863B2 (ja) 2003-06-16 2010-09-08 日本電気株式会社 差動回路への漏洩電流が抑制された論理回路
DE102004009283B4 (de) * 2004-02-26 2006-04-20 Infineon Technologies Ag Flip-Flop-Schaltungsanordnung und Verfahren zur Verarbeitung eines Signals
EP1603243B1 (fr) * 2004-05-31 2010-04-28 STMicroelectronics Srl Etage de prédivision pour applications à haute fréquence

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3728560A (en) * 1971-01-29 1973-04-17 Motorola Inc Bistable multivibrator circuit
US3728561A (en) * 1971-02-02 1973-04-17 Motorola Inc High speed master-slave flip-flop frequency divider
DE2821231C2 (de) * 1978-05-16 1980-01-24 Siemens Ag, 1000 Berlin Und 8000 Muenchen Master-Slave-Flipflop in Stromschalter-Technik
US4289979A (en) * 1978-08-28 1981-09-15 Burroughs Corporation Transistorized master slave flip-flop having threshold offsets generated by circuit size variations
US4276488A (en) * 1978-11-13 1981-06-30 Hughes Aircraft Company Multi-master single-slave ECL flip-flop
US4349753A (en) * 1980-09-29 1982-09-14 Bell Telephone Laboratories, Incorporated Emitter function logic flip-flop circuit
US4357547A (en) * 1981-02-23 1982-11-02 Motorola, Inc. EFL Toggle flip-flop
US4528465A (en) * 1982-11-15 1985-07-09 Advanced Micro Devices, Inc. Semiconductor circuit alternately operative as a data latch and a logic gate
US4578599A (en) * 1983-06-02 1986-03-25 Motorola, Inc. Flip-flop having improved synchronous reset
JPS61177811A (ja) * 1985-02-04 1986-08-09 Hitachi Micro Comput Eng Ltd フリツプフロツプ
JPH0666654B2 (ja) * 1986-09-29 1994-08-24 日本電気株式会社 フリツプフロツプ

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
A.D. SEIDMAN, "Integrated Circuits Applications Handbook", John Wiley and Sons, 1983, page 79, figure 3.19 *

Also Published As

Publication number Publication date
JPH0477483B2 (fr) 1992-12-08
JPH0221717A (ja) 1990-01-24
EP0351166A3 (fr) 1991-06-12
KR920009204B1 (ko) 1992-10-14
DE68919447D1 (de) 1995-01-05
US4977335A (en) 1990-12-11
EP0351166A2 (fr) 1990-01-17
DE68919447T2 (de) 1995-06-08
KR900002563A (ko) 1990-02-28

Similar Documents

Publication Publication Date Title
EP0351166B1 (fr) Circuit logique utilisable avec une faible tension d'alimentation
EP0599517A2 (fr) Portes logiques bipolaires pouvant fonctionner sons faible tension d'alimentation
US4714841A (en) Double-sided logic input differential switch
JPS6266716A (ja) Ｃｍｏｓ論理レベルの差動入力の変換回路
JP2888182B2 (ja) フリップフロップ回路
KR900005552B1 (ko) 전류미러회로
JPS62293823A (ja) 論理レベル変換回路
US4517475A (en) Master-slave flip-flop arrangement with slave section having a faster output transistion and a greater resistance to output degradation
US5198704A (en) Bi-CMOS output circuit with limited output voltage
US4727265A (en) Semiconductor circuit having a current switch circuit which imparts a latch function to an input buffer for generating high amplitude signals
US4965471A (en) BI-CMOS clock driver with reduced crossover current
KR100808121B1 (ko) 플립-플롭 회로 조립체
US6677784B2 (en) Low voltage bipolar logic and gate device
SU1529410A1 (ru) Повторитель тока
US4845387A (en) Non-stacked ECL type and function
KR860000799B1 (ko) 스위치 회로
JP3270865B2 (ja) 電流切替回路
KR100257539B1 (ko) 에미터결합 논리회로
US5090036A (en) Two-phase-clocked shift register is bipolar technology
JPH09326682A (ja) 半導体集積回路
JP3138048B2 (ja) ラッチ回路
SU1656669A1 (ru) Усилитель
SU1322418A1 (ru) Дифференциальный усилитель
JPS62243427A (ja) バイポ−ラ信号駆動回路
JPH07105710B2 (ja) 論理回路

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19890727

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB

17Q First examination report despatched

Effective date: 19930512

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REF Corresponds to:

Ref document number: 68919447

Country of ref document: DE

Date of ref document: 19950105

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
REG Reference to a national code

Ref country code: GB

Ref legal event code: 746

Effective date: 19981015

REG Reference to a national code

Ref country code: FR

Ref legal event code: D6

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20010702

Year of fee payment: 13

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20010704

Year of fee payment: 13

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20010712

Year of fee payment: 13

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20020710

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20030201

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20020710

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20030331

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST