EP0149788B1 - Anzeigesteuersystem - Google Patents

Anzeigesteuersystem Download PDF

Info

Publication number
EP0149788B1
EP0149788B1 EP19840115208 EP84115208A EP0149788B1 EP 0149788 B1 EP0149788 B1 EP 0149788B1 EP 19840115208 EP19840115208 EP 19840115208 EP 84115208 A EP84115208 A EP 84115208A EP 0149788 B1 EP0149788 B1 EP 0149788B1
Authority
EP
European Patent Office
Prior art keywords
ordinate
display
display control
values
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP19840115208
Other languages
English (en)
French (fr)
Other versions
EP0149788A2 (de
EP0149788A3 (en
Inventor
Takatoshi Ishi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ASCII Corp
Original Assignee
ASCII Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP58234334A external-priority patent/JPS60126689A/ja
Priority claimed from JP58243678A external-priority patent/JPS60135988A/ja
Priority claimed from JP58243677A external-priority patent/JPS60135987A/ja
Application filed by ASCII Corp filed Critical ASCII Corp
Publication of EP0149788A2 publication Critical patent/EP0149788A2/de
Publication of EP0149788A3 publication Critical patent/EP0149788A3/en
Application granted granted Critical
Publication of EP0149788B1 publication Critical patent/EP0149788B1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G09G5/391—Resolution modifying circuits, e.g. variable screen formats

Definitions

  • the present invention relates to a display control arrangement and to a display control system e.g. for use in a computer.
  • Such a display control system is disclosed in IBM Technical Disclosure Bulletin Vol. 23, No. 6 at pages 2342 and 2343.
  • Fig. 1 of the accompanying drawings illustrates a block diagram of a conventional color graphics display system.
  • a CPU microprocessor
  • main memory 2 main memory 2 and a display control circuit 3 are respectively connected to CPU 1.
  • Main memory 2 is used to hold programs and data
  • Display Control Circuit 3 is dedicated to control the display of color graphics.
  • Reference 4 designates a VRAM (video memory) for holding CRT display data
  • 5 represents a CRT color display unit.
  • Fig. 2 there is shown a block diagram of an example of the display control circuit 3 illustrated in Fig. 1.
  • a timing controller 11 is operated to generate a clock signal which is in turn input to a counter 12 having a column counter, a line counter and a row counter.
  • This counter 12 generates a CRT display synchronizing signal via a display timing circuit 13, while this counter 12 creates a display address which is output via a multiplexer 15 as a VRAM address.
  • the data that is read out from VRAM 4 for display access is inputted via a buffer 19 into a video output control circuit 20, where a CRT video signal is created.
  • Fig. 3 illustrates an example of the above-mentioned VRAM 4, the screen configuration of which comprises 640 horizontal dots, 200 vertical dots, and 4-bit (16-color) color information.
  • CPU I calculates the physical address of VRAM 4 based on the source area coordinates (Sx, Sy) and sets the calculated physical address in VRAM Address Register 14 within Display Control Circuit 3. Also, CPU I outputs a read command to read out the color data within VRAM 4 that corresponds to the coordinates (Sx, Sy).
  • CPU I calculates the physical address in VRAM 4 based on the coordinates (Dx, Dy) of the destination area to which the block data is to be transferred, and sets the calculated physical address in VRAM Address Register 14 within Display Control Circuit 3. Also, CPU I writes the color data corresponding to the coordinates (Sx, Sy) into VRAM 4, that is, the locations thereof that correspond to the coordinates (Dx, Dy).
  • the conventional display control system for use in the personal computer is designed such that its hardware is reduced in amount. As a result of this, its software must take heavy loads to make up for the reduction of the hardware amount.
  • CPU I must perform all of the processing operations and thus it takes a lot of time to transfer such block data in the prior art system.
  • the present invention aims at eliminating the problems seen in the above-mentioned conventional system.
  • a display control arrangement for use with a central processor unit and a display unit comprising: means for registering values of the X co-ordinate in relation to said display unit; means for registering values of the Y co-ordinate in relation to said display unit; means distinct from the central processor unit for converting or composing said registered values of said X,Y co-ordinates into the physical addresses of a display memory; and means for receiving memory access data for specifying reading, modifying or writing into the contents of said display memory at an address location obtained from the converting or composing means and corresponding to said X,Y co-ordinates.
  • a display control system including a central processor unit, a display unit, and a display control arrangement according to said one aspect, arranged to cooperate with said central processor unit to display data on said display unit.
  • FIG. 4 there is illustrated a block diagram of an embodiment of the invention.
  • This embodiment is different from the conventional system shown in Fig. 2 in that an X register 30, a Y register 31 and an address conversion/composition circuit 32 are provided instead of the VRAM address register 14 in Fig. 2, and that a limit check circuit 33 is provided.
  • Limit Check Circuit 33 is a circuit that checks whether the values of the coordinates to be accessed exist or not on a display screen.
  • the illustrated display control circuit 3A otherwise corresponds to the display control circuit 3 in Fig. 2.
  • Address Conversion/Composition Circuit 32 inputs the value set in X Register 30 and the value set in Y Register 31 to convert or compose these values into the physical address of VRAM 4, and always supplies the thus-converted or composed physical address as an access address to Multiplexer 15.
  • CPU I can access color information via a data bus by giving a write strobe or a read strobe to CPU Interface Controller 18.
  • X Register 30 and Y Register 31 may each comprise an ordinary register.
  • Address Conversion/Composition Circuit 32 may be realized by use of a simple adder or by means of rearrangement of bits of X Register 30 and Y Register 31. Some examples of the address conversion/composition circuit 32 are shown in Fig. 5.
  • Fig. 5 illustrates the operation of an adder when the adder is employed as the address conversion/composition circuit 32.
  • Fig. 5(a) illustrates how an address created by a value in X Register 30 and a value in Y Register 31 is converted into a physical address for VRAM 4 in case of a screen configuration comprising 640 x 200 dots as shown in Fig. 3.
  • a value contained in the bit array of X Register 30, a value in the bit array of Y Register 31 shifted by 7 bits from X Register 30, and a value in the bit array of Y Register 31 shifted by 2 bits shifted from the above Y Register 31 are added. Addition of these three values permits execution of 640 X Y + X based on the values of X Register 30 and Y Register 31 (that is, these values can be converted into the physical address of VRAM 4).
  • Figs. 5(b) and (c) respectively illustrate cases in which the number of dots in the X axis direction comprises the power value of 2.
  • Y Register 31 needs only be connected as a higher bit of X Register 30.
  • Fig. 5(b) illustrates a case wherein the screen is composed of 512 x 200 dots and thus Y Register 31 need only be connected to the higher position of the 8 bit of X Register to provide for conversion into the physical address.
  • Fig. 5(c) shows a case in which the screen has a configuration of 256 x 200 dots and thus the bit array of Y Register 31 need only be connected to the higher position of the lower 7 bit of X Register 30 to provide for conversion into the physical address.
  • the information that occurs first is values on the X, Y coordinates. Therefore, if it is possible to specify such values on the X, Y coordinates as they are, to hardware, then CPU I can save all of processings necessary to calculate the physical address.
  • the first occurring information is positions on the screen.
  • the positions on the screen are expressed as values on the X, Y coordinates.
  • Fig. 6 illustrates a block diagram of an example of Limit Check Circuit 33
  • Fig. 7 illustrates comparison circuits included in this limit check circuit 33.
  • Comparison Circuits 40 and 41 may be connected to a data bus by means of a gate circuit 42 such that their output conditions can be written in the form of a status indication, so that it is possible to know which of the coordinate values is in excess of the maximum value.
  • Fig. 7(a) illustrates an example of a comparison circuit for checking whether the value of X Register 30 is in excess of 640 or not.
  • NL (NOT LESS) signal is output from Comparison Circuit 40.
  • This NL signal and a value in the bits 15 - 10 of X Register 30 is ORed to create an X Limit Out signal having the meaning that the associated value has exceeded the maximum value on the X coordinate.
  • the value on the X coordinate is stored in terms of 2 bytes (16 bits) of software.
  • the respective values of the X coordinate should have been determined in accordance with the respective demand items of the system previously occurred, and if the value is other than "O - Max. value", then its position on the coordinates exists outside the screen and thus any access to it must be prohibited. Since the value of the coordinates is operated in terms of a binary number sufficiently greater than its maximum value, when it is out of position in either of a positive or negative direction, it becomes a value other-than "O - Max. value".
  • the bit 15 is interpreted as a sign.
  • Fig. 7(b) illustrates an example of a comparison circuit for checking whether a value on the Y co- ordinate is in excess of 200 or not. If the value is more than 200, then a Y Limit Out signal is output.
  • Fig. 7(c) illustrates a check circuit for checking whether a value on the X coordinate is in excess of 512 or not. If its screen is structured such that its limit value is composed of a power value of 2 in this manner, then Check Circuit 33 can be realized very simply.
  • Fig. 8 illustrates a block diagram of another embodiment of the invention.
  • This embodiment is substantially similar to the prior embodiment in Fig. 4, but a display control circuit 3B in Fig. 8 is different from the display control circuit 3A in Fig. 4 in that an X counter 30c is employed in place of the X register 30.
  • the discussion made in connection with the embodiment in Fig. 4 may also apply to the embodiment in Fig. 8, with X Register 30 being replaced by X Counter 30c.
  • Fig. 9 illustrates the operation of an adder when the adder is used as Adress Conversion/Composition Circuit 32. Similarly, the description given in connection with Fig. 5 can also apply to Fig. 9, only with X Register 30 replaced by X Counter 30c.
  • Fig. 10 illustrates X Counter 30c
  • Fig. II illustrates a decoder circuit for distributing the respective read/write signals from CPU I to registers.
  • X Counter 30c is used as means to set up a value on the X coordinate, and as a load signal to X Counter 30c an indication signal is used which is employed by CPU I to set up the value on the X coordinate. As a count-up signal, a signal is used which indicates that CPU I has accessed VRAM 4.
  • Decoder 18d is included within CPU Interface Controller 18 and is operated when CPU I reads/writes data between the respective registers.
  • X Counter 30c may be counted up by use of the trailing edge of the count signal.
  • Y Register 31 may also be composed of a counter.
  • its count-up signal may be supplied from CPU I or it may occur automatically within Display Control Circuit 3.
  • This automatic occurrence may include such an operation as to count up by I a value on the Y coordinate when X Counter 30c counts N times.
  • Such automatic operation can improve the performance of the system.
  • it may be possible not only to count up the value on the Y coordinate but also to specify its count-down.
  • Fig. 12 illustrates a block diagram of another embodiment of the invention.
  • This embodiment is different from the above-mentioned embodiment in Fig. 8 in that it is further provided with a mode register 34.
  • the thus-modified display control circuit is designated by 3C in this Figure.
  • CPU I sets up a value to specify a screen configuration to Mode Register 34. Based on this value, Column Counter/Line Counter/Row Counter 12 performs its counting operation and at the same time outputs a signal and a display address to Display Timing Circuit 13.
  • Fig. 3 the value of the X coordinate ranges up to 639 and thus it can display 640 dots, while this horizontal display dot number can be changed.
  • the change of the number is referred to as change of the screen configuration.
  • Address Conversion/Composition Circuit 32 is composed of two selectors 321, 322 and an adder 323 as shown in Fig. 13.
  • Selector 1(321) shown in Fig. 13 has shifted the values of Y Register by one bit for MO,M1, thereby realizing the conditions of S1.
  • Selector 2 (322) selects 0 for M1,M2 thus realizes the conditions of S2.
  • the circuit shown in Fig. 10 may be used to compose the bits (that is, re-arrange them) only, which eliminates the need for Adder 323.
  • a mode register 34 used to perform such mode specification and a circuit 18d responsive to the mode register 34 to generate count signals.
  • a mode register 34 used to perform such mode specification and a circuit 18d responsive to the mode register 34 to generate count signals.
  • an X counter that corresponds to the operation of software
  • timing of the display control circuits 3A, 3B, and 3C and the setting of the registers are to be performed by Timing Controller II and CPU Interface Controller 18.
  • the invention is able to cope with a configuration employing 16 bits for I memory address by specifying the modification portions of a word by means of the lower bits of X Counter 30c and using the higher bits of X Counter 30c as address values.
  • the invention is advantageous in that it is able to speed up its display memory access and that, in doing so, the amount of the hardware added is comparatively small.
  • the present invention eliminates the need to set up values on the X coordinate every time, when the X, Y coordinate system is employed.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Controls And Circuits For Display Device (AREA)

Claims (8)

1. Anzeigesteuereinrichtung zur Verwendung mit einer zentralen Verarbeitungseinheit (I) und einer Anzeigeeinheit (5) mit:
einer Einrichtung (30) zur Registrierung von Werten der X-Koordinate in Bezug auf die Anzeigeeinheit (5);
einer Einrichtung (31) zur Registrierung von Werten der Y-Koordinate in Bezug auf die Anzeigeeinheit (5);
einer Einrichtung, verschieden von der zentralen Verarbeitungseinheit, (32) zur Umwandlung oder Zusammensetzung der registrierten Werte der X, Y-Koordinaten in physikalische Adressen eines Anzeigespeichers (4); und
einer Einrichtung (18) zum Empfang von Speicherzugriffsdaten zum Spezifizieren Lesen, Modifizieren oder Schreiben in die Inhalte des Anzeigespeichers (4) an einer Adresstelle, die von der Umwandlungs- oder Zusammensetzungseinrichtung erhalten wird und den X-, Y-Koordinaten entspricht.
2. Anzeigesteuereinheit nach Anspruch I,
bei der eine X-Koordinaten-Vergleichseinrichtung (40) vorgesehen ist zum Vergleichen der Werte auf der X-Koordinate mit einem Maximalwert auf der X-Koordinate, der gemäß der Bildschirmkonfiguration der Anzeigeeinheit (5) bestimmt ist; eine Y-Koordinaten-Vergleichseinrichtung (41) vorgesehen ist zum Vergleichen der Werte auf der Y-Koordinate mit einem Maximalwert auf der Y-Koordinate der gemäß der Bildschirmkonfiguration der Anzeigeeinheit (5) bestimmt ist; eine Einrichtung vorgesehen ist zur Benachrichtigung der CPU (I) über die durch die X- und Y-Koordinaten-Vergleichseinrichtung (33) verglichenen Ergebnisse; und die CPU (I) benachrichtigt wird, falls die X, Y-Koordinaten, auf die zugegriffen werden soll, ausserhalb der Begrenzung der Bildschirmkonfiguration der Anzeigeeinheit (5) vorhanden sind.
3. Anzeigesteueranordnung nach Anspruch 2,
bei der die Benachrichtigungseinheit derart aufgebaut ist (42), daß die CPU (I) in der Lage ist, die Ausgangssignale der X, Y-Koordinaten-Vergleichseinrichtung als eine Statusanzeige zu lesen.
4. Anzeigesteueranordnung nach Anspruch 2 oder 3,
bei der die Benachrichtigungseinheit angepaßt ist, um die CPU zu unterbrechen, wenn sie beurteilt, daß zumindest eine der X, Y-Koordinaten-Vergleichseinrichtung größer als der Maximalwert ist.
5. Anzeigesteueranordnung nach Anspruch I,
bei der eine Schritt-für-Schritt-Einrichtung vorgesehen ist zum Weiterstellen der Werte der X-Koordinate für jeden Zugriff auf den Anzeigespeicher (4) und für Zugriffsoperationen für die X-Koordinaten-Richtung, wobei die Notwendigkeit zum Rücksetzen der Werte auf der X-Koordinate eliminiert ist.
6. Anzeigesteueranordnung nach Anspruch I,
bei der Mittel (34) vorgesehen sind zum Aufbauen einer Vielzahl von Bildschirmkonfigurationen und Spezifizieren einer der Bildschirmkonfigurationen; und einer Einrichtung (30c, 31) vorgesehen ist zum Ändern der Inhalte der Umwandlungs- oder Zusammensetzungseinrichtung (32) entsprechend der spezifizierten Bildschirmkonfiguration und eine Vielzahl von Bildschirmkonfigurationen vorhanden sind.
7. Anzeigesteueranordnung nach Anspruch I,
bei der eine Schritt-für-Schritt-Einrichtung vorgesehen ist zum Weiterstellen der Werte der X-Koordinate für jeden Zugriff auf einen Anzeigespeicher (4); eine Einrichtung (34) vorgesehen ist zur Spezifizierung von Zählbetriebsarten; einer Einrichtung (30c) vorgesehen ist, die auf den Speicherzugriff anspricht, basierend auf der Spezifikation, zur Erzeugung eines Impulssignals zum Aufwärtszählen oder Abwärtszählen; und verschiedene Zählbetriebsarten entsprechend den Speicherzugriffen realisiert werden können.
8. Anzeigesteuersystem mit: einer zentralen Verarbeitungseinheit (I); einer Anzeigeeinheit (5); und einer Anzeigesteueranordnung gemäß einem der vorangegangenen Ansprüche, angeordnet, um mit der zentralen Verarbeitungseinheit (I) zusammenzuarbeiten, um Daten auf der Anzeigeeinheit (5) anzuzeigen.
EP19840115208 1983-12-14 1984-12-12 Anzeigesteuersystem Expired - Lifetime EP0149788B1 (de)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
JP234334/83 1983-12-14
JP58234334A JPS60126689A (ja) 1983-12-14 1983-12-14 表示制御装置
JP243677/83 1983-12-26
JP58243678A JPS60135988A (ja) 1983-12-26 1983-12-26 表示制御装置
JP58243677A JPS60135987A (ja) 1983-12-26 1983-12-26 表示制御装置
JP243678/83 1983-12-26

Publications (3)

Publication Number Publication Date
EP0149788A2 EP0149788A2 (de) 1985-07-31
EP0149788A3 EP0149788A3 (en) 1987-08-26
EP0149788B1 true EP0149788B1 (de) 1992-04-15

Family

ID=27332120

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19840115208 Expired - Lifetime EP0149788B1 (de) 1983-12-14 1984-12-12 Anzeigesteuersystem

Country Status (3)

Country Link
EP (1) EP0149788B1 (de)
CA (1) CA1232381A (de)
DE (1) DE3485661D1 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63169687A (ja) * 1987-01-07 1988-07-13 ブラザー工業株式会社 表示装置
GB2210239B (en) * 1987-09-19 1992-06-17 Hudson Soft Co Ltd An apparatus for controlling the access of a video memory
GB2246935B (en) * 1987-09-19 1992-05-20 Hudson Soft Co Ltd An apparatus for the control of an access to a video memory
GB9003922D0 (en) * 1990-02-21 1990-04-18 Crosfield Electronics Ltd Image display apparatus and method

Also Published As

Publication number Publication date
EP0149788A2 (de) 1985-07-31
CA1232381A (en) 1988-02-02
EP0149788A3 (en) 1987-08-26
DE3485661D1 (de) 1992-05-21

Similar Documents

Publication Publication Date Title
EP0359448B1 (de) Wiedergewinnung des Textes bei Farb-Videodarstellung mit komprimierten Farben
EP0145821A1 (de) Einrichtung zum Füllen von Flächen für einen Rasterbildspeicher für graphische Farbbilder
US4984183A (en) Graphics display controller for transferring figure data to overlapping portions of destination area and drawing-enable area defined by clipping rectangle
JPH07104734A (ja) 図形データ並列処理表示装置
US5815165A (en) Graphics processor
CA1231186A (en) Display control system
EP0149788B1 (de) Anzeigesteuersystem
US5079692A (en) Controller which allows direct access by processor to peripheral units
KR960006278B1 (ko) 데이터처리시스템
US4841298A (en) Bit pattern conversion system
US4813019A (en) Semiconductor integrated circuit
US5581711A (en) Method and apparatus for determining the number of words of transferred data in a digital data transfer system
JPS63132286A (ja) グラフイツク表示装置
US6104369A (en) Display control circuit including hardware elements for preventing undesired display within the display space of the display unit
US6535214B1 (en) Semiconductor device for display control
JP2624375B2 (ja) Ｉｃメモリ
JP3191468B2 (ja) ビデオ表示用メモリ集積回路
KR960006282B1 (ko) 다이나믹메모리디바이스
JPS6150190A (ja) 高速ビツトマツプ展開装置
JPH0850652A (ja) インターフェイス装置
JPH0413716B2 (de)
JPH0695272B2 (ja) 画像表示装置
JPS60135988A (ja) 表示制御装置
JPH05257793A (ja) 計算機システム
JPH06230929A (ja) ファーストインファーストアウトバッファのビジー制御装置

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19841212

AK Designated contracting states

Designated state(s): DE FR GB NL

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB NL

17Q First examination report despatched

Effective date: 19891017

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB NL

REF Corresponds to:

Ref document number: 3485661

Country of ref document: DE

Date of ref document: 19920521

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 19991117

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 19991214

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 19991228

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 19991231

Year of fee payment: 16

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20001212

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20010701

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20001212

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20010831

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee

Effective date: 20010701

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20011002