EP0097947A2 - Dispositif pour générer des séquences pseudo-aléatoires en code AMI - Google Patents

Dispositif pour générer des séquences pseudo-aléatoires en code AMI Download PDF

Info

Publication number
EP0097947A2
EP0097947A2 EP83106254A EP83106254A EP0097947A2 EP 0097947 A2 EP0097947 A2 EP 0097947A2 EP 83106254 A EP83106254 A EP 83106254A EP 83106254 A EP83106254 A EP 83106254A EP 0097947 A2 EP0097947 A2 EP 0097947A2
Authority
EP
European Patent Office
Prior art keywords
transistor
connection
output
input
arrangement
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP83106254A
Other languages
German (de)
English (en)
Other versions
EP0097947B1 (fr
EP0097947A3 (en
Inventor
Fritz Dr.-Ing. Meyer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Priority to AT83106254T priority Critical patent/ATE37641T1/de
Publication of EP0097947A2 publication Critical patent/EP0097947A2/fr
Publication of EP0097947A3 publication Critical patent/EP0097947A3/de
Application granted granted Critical
Publication of EP0097947B1 publication Critical patent/EP0097947B1/fr
Expired legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/24—Testing correct operation
    • H04L1/242—Testing correct operation by comparing a transmitted test signal with a locally generated replica
    • H04L1/244—Testing correct operation by comparing a transmitted test signal with a locally generated replica test sequence generators

Definitions

  • the invention relates to an arrangement for generating quasi-random sequences in the AMI code with a generator for binary quasi-random sequences.
  • AMI code is a pseudo-ternary code in which successive one characters are transmitted by pulses with alternating polarity, while zero characters are assigned to the zero level.
  • a problem with the monitoring of transmission lines for digital signals by examining these signals for code rule violations is the occasional check of the code rule violation testers contained at certain points in the transmission line. For this check, for example, AMI-coded test signals are required which are generated locally in response to an additionally transmitted signal; the AMI-coded test signals are also required for the final test after completion of the regenerators with the code violation testers.
  • the object of the present invention is therefore to find a way of generating AMI-coded test signals with a certain number of code rule violations, the test signals being in the form of quasi-random sequences for carrying out an optimal test.
  • the object is achieved in that 7 is connected to an output of the clocked generator for binary quasi-random sequences, the first input of a differential amplifier arrangement and the one input of an exclusive OR gate, that the other input of the exclusive OR gate is connected to one Control connection is connected, that the output of the exclusive OR gate is connected via a delay element to the second input of the differential amplifier arrangement, that the differential amplifier arrangement contains two emitter-coupled differential amplifiers, that the first of these differential amplifiers contains two npn transistors, the Emitter is connected to each other and via a first current source to a connection for the negative operating voltage, that the base connection of the first transistor is connected to the first input of the differential amplifier arrangement and the base connection of the second transistor is connected to a reference voltage source, that the collector connection of the first transistor is connected to a Output for the inverse output signal and is connected via a first resistor to reference potential, that the collector terminal of the second transistor is connected to a signal output and via a second resistor to reference potential, that the second differential amplifier contains
  • the solution according to the invention offers a number of advantages, which lie in particular in the fact that the arrangement is easy to integrate overall and has a low power requirement with a simple structure.
  • a development of the invention is provided because of the power required, in which the two consumer resistors are replaced by a single consumer resistor with an upstream line transformer and that this line transformer consists of two double lines of the same length, that the first double line is wound on a highly permeable core and that the first wire of the first double line is connected on one side to the output terminal for the complementary output signal and on the other side to reference potential that the second Wire of the first double line is connected via a first connection with reference potential adjacent to the first connection of the first wire and via a second connection to the common consumer resistor and to a second connection of the first wire of the second double line such that the first connection of this first wire of the second Double line is connected to the output connection for the output signal, that the two connections of the second wire of the second double line are connected to reference potential and that the connections of the individual wires are provided in each case at the ends of the double lines.
  • a variant of the arrangement according to the invention is expedient in which the delay element is implemented by an electrical circuit arrangement, in particular a clocked shift register.
  • the arrangement for generating quasi-random sequences in the AMI code according to FIG. 1 contains a generator PNG for generating binary quasi-random sequences, which receives a clock signal via a connection C1.
  • a connection of an exclusive OR gate EXOR and the first input E1 of a differential amplifier arrangement are connected to the output E of the generator PNG.
  • the differential amplifier arrangement contains two emitter-coupled differential amplifiers, the first differential amplifier containing a first and a second npn transistor T1, T2, the emitter connections of which are connected to one another and via a current source I1 in the form of a resistor to a connection for the operating voltage -Ub.
  • the collector terminal of the first transistor T1 is connected to an output terminal for the inverse output signal and to the reference potential via a first resistor R1.
  • the collector terminal of the second transistor T2 is connected to an output terminal A for the non-inverted output signal and via a second resistor R2 to reference potential.
  • the second differential amplifier of the differential amplifier arrangement contains a dirt and a fourth NPN transistor T3, T4, the emitter connections of which are also connected to one another and via a current source for the current I2 to a connection for the operating voltage -Ub.
  • the collector terminal of the third transistor T3 is connected to the collector terminal of the second transistor T2 and the collector terminal of the fourth transistor T4 is connected to the collector terminal of the first transistor T1.
  • the base connections of the second transistor T2 and the fourth transistor T4 are connected to one another and to a source for a reference voltage Ur, this reference voltage lying between the two logic levels of the input signal.
  • the other connection of the EXOR-OR gate EXOR is connected to an input P, to which signals are supplied externally, through which code rule violations in the AMI-coded quasi-random sequence are to be triggered.
  • the second input E2 of the differential amplifier arrangement which corresponds to the base connection of the third transistor T3, is connected to the output terminal of the exclusive OR gate via a delay element V.
  • the delay element V is implemented at low bit rates by an electronic delay element; at high bit rates, a line which is adapted with regard to its characteristic impedance is provided as the delay element V.
  • the function of the circuit arrangement according to FIG. 1 generally consists in that the quasi-random sequence generator PNG generates a binary quasi-random sequence which is directly and once delayed by the exclusive OR element and the delay element and fed to the differential amplifier arrangement.
  • the total delay in the exclusive OR element and in the delay element corresponds to a bit duration of the binary signals generated by the generator PNG.
  • the binary quasi-random sequence is transformed into an AMI-coded quasi-random sequence, which can be found directly at the output connection A or in inverse form at the output connection ⁇ .
  • the signals at the inputs E1 and E2 of the differential amplifier arrangement can assume the logic states 0 and 1, the state 1 being assigned to the higher potential.
  • the signals at the input terminals E1 and E2. can form four different combinations that result in three different logic states at signal output A. This can be the first combination of the binary signals occur that at the first input E1- the logic level is at the value 1, while at the other input E2 the zero level is present. This leads to a positive level at the output connection A.
  • the logic level can be present at the second input E2, while the zero level is present at the other input E1. In this case, the level for -1 results at signal output A.
  • the logical zero level at signal output A results in each case.
  • the negative level at signal output A corresponds to the lowest and the positive level to the highest Potential.
  • the transistors T1 and T4 conduct, so that both the current I1 and the current I2 flow through the first resistor R1 while the second resistor R2 remains almost without current and therefore the highest potential and therefore the state +1 occurs at it. If the zero potential is present at the input E1 and the single potential is present at the input E2, then the transistors T2 and T3 conduct accordingly, so that both currents then flow through the second resistor R2 and at it and thus at the signal output A the most steep potential corresponding to the -1- Level occurs.
  • both input signals are at the logic zero level, the transistors T2 and T4 conduct, so that an equally large current flows through each of the two resistors R1 and R2 and the average potential corresponding to the zero level occurs at the signal output A.
  • This state also arises when the level is present at both inputs, since in this case the transistors T1 and T3 are conducting and likewise an approximately equal current flows through each of the two resistors R1 and R2.
  • the delay element V has a delay corresponding to a bit duration of the binary signals. If a signal in the differential binary code occurs at the output connection E of the pseudo random sequence generator PNG, then this signal occurs practically simultaneously at the first input E1 and a bit later at the second input E2 and leads to a corresponding switchover of the differential amplifier arrangement. A change in potential, for example from 0 to 1 at terminal E, thus leads directly to a positive level at output terminal A and one bit later at this terminal to a signal with a negative level. If binary quasi-random sequences are generated by the pseudo-random sequence generator PNG, these also lead to quasi-random sequences which are present in the AMI code at the output connection A. A swapping of the two input connections E1 and E2 leads as well as a swapping of the two output connections A and A to an inverse output signal.
  • EXOR Through the port P of the exclusive-OR circuit EXOR individual pulses can be supplied to an Inver - orientation of the lead present at the other input terminal E2 logic level.
  • 2 shows a binary pulse sequence in NRZ format in the upper line, which is output by the pseudo random sequence generator PNG at connection E.
  • the middle line of FIG. 2 shows the signal present at the second input E2 of the differential amplifier arrangement. It can be seen that this signal corresponds to the output signal of the pseudo random sequence generator, albeit shifted by one bit duration.
  • the lower line shows the pseudo-ternary signal occurring at the output connection A.
  • An inverted line In is shown in dashed lines in the middle line, which was generated by an input pulse at connection P in the signal present at input connection E2.
  • the number of code rule violations can be less than the number of inversions displayed. For example, when two immediately successive bits are inverted, on average only 50% of the errors in the output signal occur as code rule violations. The number of code rule violations is reduced because the inversion also converts two successive states in the AMI code, for example + 1 / -1 or -1 / + 1, to state 0/0. In this case, the errors contained in the quasi-random sequence emitted on the output side do not act as code rule violations. If more than two immediately consecutive bits are inverted, the relative proportion with which these errors occur as code rule violations continues to decrease.
  • the first connection of the second wire of the first double line Lt1 adjacent to the first connection of the first wire is connected to reference potential, while the second connection of this wire is connected to the first wire of the second double line Lt2 and to a reference potential via a common consumer resistor RV.
  • the second connection of the first wire of the second double line Lt2 is connected to the connection A for the output signal, while the second wire of the second double line Lt2 is connected at its two end points to reference potential.
  • the inputs of the lines are connected in series on the side of the line transformer facing the differential amplifier arrangement, while the outputs of the lines are connected in parallel on the asymmetrical side facing the consumer resistor.
  • An increase in the output power results from the fact that the power is available at an output connection which occurs separately at the two resistors R1 and R2 in the exemplary embodiment according to FIG. 1.
  • the asymmetrical consumer resistance RV which can represent, for example, a downstream coaxial cable with a characteristic impedance of 75 ohms, into the load resistors R1 and R2 which are symmetrical to ground in a ratio of 4: 1.
  • a further increase in performance by the line transformer results from the fact that the collector voltage for the connected Transistors can be supplied without a significant DC voltage drop.
  • a further increase in the output power while improving the edge steepness of the generated signals is possible in that the two differential amplifiers of the differential amplifier arrangement are driven in a push-pull manner with the omission of the reference voltage source.
  • An improvement in the edge steepness is also possible in that the collector capacitance of the transistors, which in the present case is increased by the parallel connection of two collectors, is compensated for by a series inductance in the collector circuit.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
  • Stereo-Broadcasting Methods (AREA)
EP83106254A 1982-06-30 1983-06-27 Dispositif pour générer des séquences pseudo-aléatoires en code AMI Expired EP0097947B1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AT83106254T ATE37641T1 (de) 1982-06-30 1983-06-27 Anordnung zur erzeugung von quasizufallsfolgen im ami-code.

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19823224442 DE3224442A1 (de) 1982-06-30 1982-06-30 Anordnung zur erzeugung von quasizufallsfolgen im ami-code
DE3224442 1982-06-30

Publications (3)

Publication Number Publication Date
EP0097947A2 true EP0097947A2 (fr) 1984-01-11
EP0097947A3 EP0097947A3 (en) 1986-02-19
EP0097947B1 EP0097947B1 (fr) 1988-09-28

Family

ID=6167241

Family Applications (1)

Application Number Title Priority Date Filing Date
EP83106254A Expired EP0097947B1 (fr) 1982-06-30 1983-06-27 Dispositif pour générer des séquences pseudo-aléatoires en code AMI

Country Status (6)

Country Link
US (1) US4507621A (fr)
EP (1) EP0097947B1 (fr)
JP (1) JPS5910057A (fr)
AT (1) ATE37641T1 (fr)
DE (2) DE3224442A1 (fr)
NO (1) NO832373L (fr)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1241120A (fr) * 1985-10-01 1988-08-23 Sami A. Aly Recepteur de signaux bipolaires alternants
US4960718A (en) * 1985-12-13 1990-10-02 Allied-Signal Inc. MESFET device having a semiconductor surface barrier layer
US4745603A (en) * 1986-05-27 1988-05-17 American Telephone And Telegraph Company, At&T Bell Laboratories Code sequence generator for a digital transmission line fault location system
US4829541A (en) * 1988-01-22 1989-05-09 Advanced Micro Devices, Inc. Pseudo-ternary code transmitter
US4885545A (en) * 1988-08-08 1989-12-05 Tektronix, Inc. High speed circuit with supporting auxiliary circuit
US4928289A (en) * 1988-12-19 1990-05-22 Systran Corporation Apparatus and method for binary data transmission
DE19655110C2 (de) * 1995-12-21 2001-02-15 Advantest Corp Schaltung zum Erzeugen einer Zufalls-Impulsfolge
US6687632B1 (en) * 1998-01-23 2004-02-03 Trilithic, Inc. Testing of CATV systems

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3787613A (en) * 1972-06-27 1974-01-22 Bell Telephone Labor Inc Pulse transmission system for conveying data and control words by means of alternating polarity pulses and violations thereof
US3906174A (en) * 1973-11-16 1975-09-16 Gte Automatic Electric Lab Inc Cable pair testing arrangement
FR2350005A1 (fr) * 1976-04-30 1977-11-25 Cit Alcatel Dispositif de generation de suite binaire pseudo-aleatoire

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1492134A (en) * 1974-04-23 1977-11-16 Wandel & Goltermann Method of measuring the bit error rate of a regenerated pcm transmission path
GB1512700A (en) * 1975-10-23 1978-06-01 Standard Telephones Cables Ltd Data transmission
CA1180416A (fr) * 1981-05-19 1985-01-02 Botaro Hirosaki Circuit de retablissement de synchronisation

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3787613A (en) * 1972-06-27 1974-01-22 Bell Telephone Labor Inc Pulse transmission system for conveying data and control words by means of alternating polarity pulses and violations thereof
US3906174A (en) * 1973-11-16 1975-09-16 Gte Automatic Electric Lab Inc Cable pair testing arrangement
FR2350005A1 (fr) * 1976-04-30 1977-11-25 Cit Alcatel Dispositif de generation de suite binaire pseudo-aleatoire

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
TELCOM REPORT, Band 3, Nr. 5, Oktober 1980, Seiten 387 - 389, Passau, DE; J. DÖMER et al.: 'FM-Richtfunksysteme übertragen Digitalsignale mit 8448 kbit/s' *

Also Published As

Publication number Publication date
NO832373L (no) 1984-01-02
DE3378151D1 (en) 1988-11-03
US4507621A (en) 1985-03-26
JPS5910057A (ja) 1984-01-19
EP0097947B1 (fr) 1988-09-28
ATE37641T1 (de) 1988-10-15
EP0097947A3 (en) 1986-02-19
DE3224442A1 (de) 1984-01-05

Similar Documents

Publication Publication Date Title
DE2608902C3 (de) Code-Wandler-Vorrichtung
DE3221499A1 (de) Verfahren und schaltungsanordnung zur automatischen erfassung der spitzenwerte eines unbekannten elektrischen signals
EP0111309B1 (fr) Décodeur CMI
EP0097947B1 (fr) Dispositif pour générer des séquences pseudo-aléatoires en code AMI
DE3533467C2 (de) Verfahren und Anordnung zum störsicheren Erkennen von in Datensignalen enthaltenen Daten
DE3030172A1 (de) Regenerator fuer mehrstufige digitale signale
DE68919437T2 (de) Schaltungsanordnung zur Detektion von Kodeverletzungen in AMI-Signalübertragung.
DE1963677B2 (de) Dekodierer
DE3101797A1 (de) Ueberwachungseinrichtung fuer einen pcm-regenerator mit coderegel-verletzungspruefer
DE3718001C2 (fr)
DE3105120A1 (de) Regenerator mit coderegel-verletzungspruefer
DE4431791C2 (de) Signalauswahlvorrichtung
DE2710270B2 (de) Schaltungsanordnung zur Erzeugung von mit eintreffenden Datenimpulsen synchronisierten Taktimpulsen
DE2063517A1 (de) Schaltungsanordnung zur Erzeugung von Impulsen, die den Kennzeitpunkten der Modulation eines Telegraphiezeichens ent sprechen
DE3010535C2 (de) Regenerator für digitale Signale
DE2034392A1 (de) Spannungsbegrenzerschaltung für mehrere Ausgänge
DE2654927A1 (de) Schaltungsanordnung zur abtastung einseitig verzerrter fernschreibzeichen
DE2851851C2 (de) Verfahren zur Umformung und Übertragung von digitalen Signalen und Anordnung zur Durchführung des Verfahrens
DE3117927C2 (de) Anordnung zur Erkennung der längsten von in digitalen Signalen periodisch enthaltenen Folgen von Nullzeichen
EP0044555A1 (fr) Régénérateur comportant un vérificateur de violation de la règle du code
EP0092216B1 (fr) Vérificateur de violations de la règle du code pour signaux numériques en code AMI
DE2319517C3 (de) Nulldurchgang-Detektor
DE69006271T2 (de) Vorrichtung zum Empfang von über zwei kapazitiv gekoppelte Leitungen durchgehenden Informationen, insbesondere für Kraftfahrzeuge.
DE2522905A1 (de) Verfahren und schaltungsanordnung zur erkennung von uebertragungsfehlern in einem bi-phase-codierten datensignal
DE3023833A1 (de) Regenerator fuer quaternaere pcm-signale

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Designated state(s): AT BE CH DE FR GB IT LI LU NL SE

17P Request for examination filed

Effective date: 19841219

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Designated state(s): AT BE CH DE FR GB IT LI LU NL SE

17Q First examination report despatched

Effective date: 19870515

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE CH DE FR GB IT LI LU NL SE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Effective date: 19880928

Ref country code: NL

Effective date: 19880928

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 19880928

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19880928

Ref country code: FR

Free format text: THE PATENT HAS BEEN ANNULLED BY A DECISION OF A NATIONAL AUTHORITY

Effective date: 19880928

Ref country code: BE

Effective date: 19880928

REF Corresponds to:

Ref document number: 37641

Country of ref document: AT

Date of ref document: 19881015

Kind code of ref document: T

REF Corresponds to:

Ref document number: 3378151

Country of ref document: DE

Date of ref document: 19881103

EN Fr: translation not filed
NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
GBV Gb: ep patent (uk) treated as always having been void in accordance with gb section 77(7)/1977 [no translation filed]
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Effective date: 19890627

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19890630

Ref country code: LI

Effective date: 19890630

Ref country code: CH

Effective date: 19890630

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Effective date: 19900301