EP0055451A2 - Halbleiterspeicheranordnung - Google Patents
Halbleiterspeicheranordnung Download PDFInfo
- Publication number
- EP0055451A2 EP0055451A2 EP81110659A EP81110659A EP0055451A2 EP 0055451 A2 EP0055451 A2 EP 0055451A2 EP 81110659 A EP81110659 A EP 81110659A EP 81110659 A EP81110659 A EP 81110659A EP 0055451 A2 EP0055451 A2 EP 0055451A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- power supply
- battery
- memory
- semiconductor memory
- integrated circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
- H01M10/00—Secondary cells; Manufacture thereof
- H01M10/05—Accumulators with non-aqueous electrolyte
- H01M10/056—Accumulators with non-aqueous electrolyte characterised by the materials used as electrolytes, e.g. mixed inorganic/organic electrolytes
- H01M10/0561—Accumulators with non-aqueous electrolyte characterised by the materials used as electrolytes, e.g. mixed inorganic/organic electrolytes the electrolyte being constituted of inorganic materials only
- H01M10/0562—Solid materials
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/141—Battery and back-up supplies
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/474—Batteries in combination with leadframes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/541—Dispositions of bond wires
- H10W72/5449—Dispositions of bond wires not being orthogonal to a side surface of the chip, e.g. fan-out arrangements
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E60/00—Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
- Y02E60/10—Energy storage using batteries
Definitions
- This invention relates to a semiconductor memory device.
- ROMs read only memories
- EEPROM electrically erasable and programable read only memory
- EPROM electrically programable read only memory
- the access time is as long as 450 ns, which is about 4 times the access time of a random access memory (RAM) having an equal capacity.
- RAM random access memory
- RAM random access memory
- ROM read only memory
- the memory cell of the RAM has a single data line as in the ROM, the operation thereof is dynamic and various signals can be generated in parallel. Since data can be sensed and amplified at high speed with the signals, the operating speed can be enhanced.
- the access time of the RAM is about 1 ⁇ 4 as compared with that of the ROM.
- the writing time is substantially the same as the access time.
- the-RAMs have the disadvantage that they cannot avoid becoming volatile memories. More specifically, in case of a dynamic RAM, a one-transistor MOS structure is the mainstream at present. With this structure, unless the memory is refreshed once every 2 msec., the memory content cannot be retained. When the power supply is turned “off", naturally the memory content disappears. In case of a static RAM whose memory cell is a flip-flop structure, the refreshing becomes unnecessary. However, when the power supply is turned “off” so that no current is supplied to the memory cell, the memory content cannot be retained as in the dynamic RAM.
- the semiconductor memory of this invention for accomplishing the object is a nonvolatile semiconductor memory containing a power supply-element, in which the power supply element such as a battery capacitor or solar battery,is installed in a volatile semiconductor memory to render the latter nonvolatile.
- the fields of utilization of the nonvolatile semiconductor memory according to this invention are a memory part of a computer terminal equipment which uses a single small-sized power source, a microcomputer or a small-sized desk calculator which requires a nonvolatile memory, etc.
- a passivation layer 8 of Si 3 N 4 or the like is disposed on the surface of a C-MOS static RAM which is constructed of a silicon substrate 1 of the n -type conductivity, a well region 2 of the p-type conductivity , n + -type conductivity regions 3, p + -type conductivity regions 4, an.insulating layer 5, metal interconnections 6, 6', 6" and 6"' and gate electrodes 7 and 7 1.
- a conductive layer 9 for the anode or cathode of a battery there are successively formed a conductive layer 9 for the anode or cathode of a battery, -a solid electrolyte layer 10 and a conductive layer 11 for the cathode or anode of the battery.
- TiS 2 , VSe 2 or the like is used as the anode material of the battery, while an Li-Al alloy, Li-Si alloy or the like is used as the cathode material.
- Used as the substance of the solid electrolyte is an Li 4 SiO 4 -Li 3 PO 4 compound, Li 3 N-LiI compound, Li 3 N-LiI-LiOH compound, L i N b0 3 compound, LiTaO 3 compound or the like.
- connection between the battery and the RAM chip is such that an earth terminal V ss 6 and. a power supply terminal V cc 6' of a circuit integrated within a semiconductor are respectively connected to the anode and cathode through conductors 12 and 12'. Lastly, a passivation layer 13 is formed, and the chip is bonded and then packaged.
- the cell capacity corresponding to the anode and cathode active materials of the battery determines the retention-time of the RAM. For example, in case where a battery having a discharge capacity of 7 mAh is connected to a 16 kb C-MOS static RAM, the memory content is retained for about 30 days. In addition, since the battery is fully solid, it is stable and can possess a lifetime of at least 5 years. Further, since the battery indicated in the present embodiment is a secondary cell, it is charged while an external power source is turned “on”, and the memory content can be retained by the discharge of the battery after the external power source has been turned “off”.
- FIG. 2A the fundamental arrangement of the static RAM can be depicted by a memory cell array 21 and a peripheral circuit 20 (22: column decoder, 23: control signal pulse generator, 24: row decoder, 25: I/0 circuit, 26: address buffer).
- a memory cell array 21 the fundamental arrangement of the static RAM can be depicted by a memory cell array 21 and a peripheral circuit 20 (22: column decoder, 23: control signal pulse generator, 24: row decoder, 25: I/0 circuit, 26: address buffer).
- current is basically supplied from the power supply element to only the memory cell array.
- FIG. 2B The construction of this invention for using the battery is shown in Figure 2B as the block diagram.
- the peripheral circuit has a circuit arrangement which does not consume current in a stand-by condition (for example, C-MOS circuit), it is also allowed to connect the power supply terminals c and d of the memory cell array and the peripheral circuit with the battery and to disconnect the path between the points a and d.
- a stand-by condition for example, C-MOS circuit
- the switching control circuit 28 can be constructed of a combination of a supply voltage (current) sensing circuit, a control circuit and a switching circuit. It may well be interlocked with a power supply switch or be made a mere switch.
- nonvolatile RAM is constructed by forming a p-i-n multilayer solar cell on a memory chip as a power supply element will be described with reference to Figure 3.
- a current collector 31 is formed on a C-MOS static RAM chip which has a passivation layer 8 as in Embodiment 1. Subsequently, using amorphous silicon layers or polycrystalline silicon layers, semiconductor thin layers of the p-type 32, the i-type 33 and the n-type 34 are formed to construct the solar battery. Subsequently, a current collector 35 and a passivation film 13 are formed. After bonding the resultant chip, it is sealed in a package provided with a transparent window. Thus, a nonvolatile RAM is obtained.
- the earth terminal V ss 6 and power source terminal V cc 6 1 of the circuit integrated in the semiconductor are respectively connected with the current collectors 31 and 35 of the solar cell.
- the construction of the C-MOS static RAM chip is the same as in Embodiment 1. By dividing the solar cell into several regions on the chip and connecting them in series, any desired retention voltage can be generated.
- a current of at least 500 ⁇ A/cm 2 can be taken out in the presence of such light-.as the sunrays and the light of an electric lamp. In the presence of such light, therefore, the RAM functions as a semipermanently nonvolatile RAM.
- any of the aforecited batteries is fixed, whereupon the bonding of the memory chip and the bonding between the battery and the chip are carried out.
- the resultant structure is packaged to construct the nonvolatile RAM (40: package, 401: lead, 402: pin).
- numerals 42 and 43 designate the anode and cathode collectors of the battery which are connected with the power supply terminal V cc and earth terminal V ss of the circuit integrated in the memory chip, respectively.
- Numeral 44 indicates the sealing material of the battery.
- Figure 5 is a view of one section of a thin type battery fixed on the memory chip.
- numeral 41 indicates a silicon integrated circuit chip
- numerals 42 and 43 the anode - and cathode collectors-of the battery
- numeral 44 the sealing material of the battery
- numeral 45 is the body of the battery
- numeral 46 a passivation film
- numeral 47 a bonding pad
- a nonvolatile RAM in which a power supply element is added to a RAM having been packaged will be described with reference to Figures 6 and 7.
- Figure 6 is an exterior view
- Figure 7 is a sectional view.
- a nonvolatile RAM can be constructed in such a way that a power supply element 60 is connected to a memory package 61 having an outer socket 63.
- numerals 62 and 62' designate the anode and cathode collectors of the power supply element respectively
- numerals 64 and 64' leads numeral 65 a battery body composed of an electrolyte and anode and cathode materials
- numeral 66 a battery sealing material.
- the power supply element 60 is connected with the retention power source terminals of the RAM through the socket 63.
- the power supply element maybe added to only the device requiring the information retention, and the versatility increases sharply.
- the power supply element there is employed a silver-zinc battery, a lithium battery, a solid-state lithium battery, a large-capacity capacitor (for example, electric double layer-capacitance type capacitor), a solar battery, etc.
- a solid electrolyte capacitor is employed as the power supply element of Embodiment 1 or 3.
- the solid electrolyte capacitor is a large-capacity capacitor which uses a solid electrolyte such as Rb 2 Cu 8 I 3 Cl 7 and Li 4 SiO 4 -Li 3 PO 4
- circuitry has the same arrangement as in Figure 2B.
- the nonvolatile RAM according to this invention has the memory contents of its individual memory chips retained. Therefore, it has the advantages that a RAM can be freely sampled and moved from a memory board and that it can be shipped in the state in which an appropriate memory content is retained. Moreover, a useful memory system which is high in both the writing and reading speeds and which is nonvolatile as stated before can be constructed by the use of the RAM according to this invention.
- the RAM has been referred to as the memory of this invention.
- the invention is not restricted thereto, but it is also applicable to other volatile memories, for example, a content addressable memory (CAM), a serial memory and an analogue memory. It is a matter of course that the invention is applicable, not only to a MOS type memory, but also to a bipolar type memory.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Inorganic Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Electrochemistry (AREA)
- General Chemical & Material Sciences (AREA)
- General Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Secondary Cells (AREA)
- Static Random-Access Memory (AREA)
- Power Sources (AREA)
- Semiconductor Memories (AREA)
- Battery Electrode And Active Subsutance (AREA)
- Charge And Discharge Circuits For Batteries Or The Like (AREA)
- Non-Volatile Memory (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Direct Current Feeding And Distribution (AREA)
- Stand-By Power Supply Arrangements (AREA)
- Non-Insulated Conductors (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP188723/80 | 1980-12-26 | ||
| JP55188723A JPS57109183A (en) | 1980-12-26 | 1980-12-26 | Non-volatile memory |
Related Child Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP85110709A Division EP0171089A3 (de) | 1980-12-26 | 1981-12-21 | Stromversorgungsanlage |
| EP85110709.4 Division-Into | 1985-08-26 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| EP0055451A2 true EP0055451A2 (de) | 1982-07-07 |
| EP0055451A3 EP0055451A3 (en) | 1984-03-28 |
| EP0055451B1 EP0055451B1 (de) | 1990-03-28 |
Family
ID=16228647
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP81110659A Expired - Lifetime EP0055451B1 (de) | 1980-12-26 | 1981-12-21 | Halbleiterspeicheranordnung |
| EP85110709A Withdrawn EP0171089A3 (de) | 1980-12-26 | 1981-12-21 | Stromversorgungsanlage |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP85110709A Withdrawn EP0171089A3 (de) | 1980-12-26 | 1981-12-21 | Stromversorgungsanlage |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US4539660A (de) |
| EP (2) | EP0055451B1 (de) |
| JP (4) | JPS57109183A (de) |
| CA (1) | CA1202725A (de) |
| DE (1) | DE3177169D1 (de) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4710905A (en) * | 1983-09-16 | 1987-12-01 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
| WO1991002385A1 (en) * | 1989-08-03 | 1991-02-21 | Bell Communications Research, Inc. | Battery containing solid protonically conducting electrolyte |
Families Citing this family (57)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5960866A (ja) * | 1982-09-29 | 1984-04-06 | Hitachi Ltd | 薄膜リチウム二次電池 |
| JPS59227090A (ja) * | 1983-06-06 | 1984-12-20 | Hitachi Ltd | 不揮発性メモリ装置 |
| JPS6012679A (ja) * | 1983-07-01 | 1985-01-23 | Matsushita Electric Ind Co Ltd | 情報記憶素子 |
| JPS60177498A (ja) * | 1984-02-23 | 1985-09-11 | Fujitsu Ltd | 半導体記憶装置 |
| US4628457A (en) * | 1984-03-19 | 1986-12-09 | Pitney Bowes Inc. | Postal rate memory module with integral battery power |
| US4985870A (en) * | 1986-07-02 | 1991-01-15 | Dallas Semiconductor Corporation | Apparatus for connecting electronic modules containing integrated circuits and backup batteries |
| US4826743A (en) * | 1987-12-16 | 1989-05-02 | General Motors Corporation | Solid-state lithium battery |
| FR2629639A1 (en) * | 1988-04-01 | 1989-10-06 | Balkanski Minko | Self-powered integrated component of the junction type and method for its manufacture |
| US5297097A (en) * | 1988-06-17 | 1994-03-22 | Hitachi Ltd. | Large scale integrated circuit for low voltage operation |
| USRE40132E1 (en) | 1988-06-17 | 2008-03-04 | Elpida Memory, Inc. | Large scale integrated circuit with sense amplifier circuits for low voltage operation |
| JPH0270458U (de) * | 1988-11-17 | 1990-05-29 | ||
| US5196374A (en) * | 1990-01-26 | 1993-03-23 | Sgs-Thomson Microelectronics, Inc. | Integrated circuit package with molded cell |
| US5294829A (en) * | 1990-01-26 | 1994-03-15 | Sgs-Thomson Microelectronics, Inc. | IC package having direct attach backup battery |
| US5289034A (en) * | 1990-01-26 | 1994-02-22 | Sgs-Thomson Microelectronics, Inc. | IC package having replaceable backup battery |
| US5089877A (en) * | 1990-06-06 | 1992-02-18 | Sgs-Thomson Microelectronics, Inc. | Zero power ic module |
| US5008776A (en) * | 1990-06-06 | 1991-04-16 | Sgs-Thomson Microelectronics, Inc. | Zero power IC module |
| JPH04287357A (ja) * | 1990-11-21 | 1992-10-12 | Sgs Thomson Microelectron Inc | モールドしたセルを有する集積回路パッケージ |
| EP0503805B1 (de) * | 1991-03-14 | 1996-08-21 | STMicroelectronics, Inc. | Integrierte Schaltungspackung mit einer direkt befestigten Batterie |
| US5153710A (en) * | 1991-07-26 | 1992-10-06 | Sgs-Thomson Microelectronics, Inc. | Integrated circuit package with laminated backup cell |
| US5187564A (en) * | 1991-07-26 | 1993-02-16 | Sgs-Thomson Microelectronics, Inc. | Application of laminated interconnect media between a laminated power source and semiconductor devices |
| US5572226A (en) * | 1992-05-15 | 1996-11-05 | Micron Technology, Inc. | Spherical antenna pattern(s) from antenna(s) arranged in a two-dimensional plane for use in RFID tags and labels |
| US5323150A (en) * | 1992-06-11 | 1994-06-21 | Micron Technology, Inc. | Method for reducing conductive and convective heat loss from the battery in an RFID tag or other battery-powered devices |
| US6144546A (en) * | 1996-12-26 | 2000-11-07 | Kabushiki Kaisha Toshiba | Capacitor having electrodes with two-dimensional conductivity |
| US6168884B1 (en) * | 1999-04-02 | 2001-01-02 | Lockheed Martin Energy Research Corporation | Battery with an in-situ activation plated lithium anode |
| US6805998B2 (en) | 2000-03-24 | 2004-10-19 | Cymbet Corporation | Method and apparatus for integrated-battery devices |
| US6650000B2 (en) * | 2001-01-16 | 2003-11-18 | International Business Machines Corporation | Apparatus and method for forming a battery in an integrated circuit |
| US7603144B2 (en) | 2003-01-02 | 2009-10-13 | Cymbet Corporation | Active wireless tagging system on peel and stick substrate |
| US7294209B2 (en) | 2003-01-02 | 2007-11-13 | Cymbet Corporation | Apparatus and method for depositing material onto a substrate using a roll-to-roll mask |
| JP3892826B2 (ja) * | 2003-05-26 | 2007-03-14 | 株式会社東芝 | 電力増幅器及びこれを用いた無線通信装置 |
| US7211351B2 (en) * | 2003-10-16 | 2007-05-01 | Cymbet Corporation | Lithium/air batteries with LiPON as separator and protective barrier and method |
| US7494742B2 (en) | 2004-01-06 | 2009-02-24 | Cymbet Corporation | Layered barrier structure having one or more definable layers and method |
| US7776478B2 (en) | 2005-07-15 | 2010-08-17 | Cymbet Corporation | Thin-film batteries with polymer and LiPON electrolyte layers and method |
| JP2009502011A (ja) | 2005-07-15 | 2009-01-22 | シンベット・コーポレイション | 軟質および硬質電解質層付き薄膜電池および方法 |
| DK3785599T3 (da) * | 2007-02-01 | 2022-11-07 | Otsuka Pharma Co Ltd | Spiselige eventmarkersystemer |
| US7825867B2 (en) * | 2007-04-26 | 2010-11-02 | Round Rock Research, Llc | Methods and systems of changing antenna polarization |
| US8870974B2 (en) | 2008-02-18 | 2014-10-28 | Front Edge Technology, Inc. | Thin film battery fabrication using laser shaping |
| US7936268B2 (en) * | 2007-08-31 | 2011-05-03 | Round Rock Research, Llc | Selectively coupling to feed points of an antenna system |
| US8115637B2 (en) | 2008-06-03 | 2012-02-14 | Micron Technology, Inc. | Systems and methods to selectively connect antennas to receive and backscatter radio frequency signals |
| US20120231345A1 (en) | 2009-07-22 | 2012-09-13 | Sumitomo Electric Industries, Ltd. | Nonaqueous electrolyte battery and solid electrolyte for nonaqueous electrolyte battery |
| KR101099585B1 (ko) | 2010-11-01 | 2011-12-28 | 앰코 테크놀로지 코리아 주식회사 | 솔라 셀 반도체 패키지 |
| US10601074B2 (en) | 2011-06-29 | 2020-03-24 | Space Charge, LLC | Rugged, gel-free, lithium-free, high energy density solid-state electrochemical energy storage devices |
| US9853325B2 (en) | 2011-06-29 | 2017-12-26 | Space Charge, LLC | Rugged, gel-free, lithium-free, high energy density solid-state electrochemical energy storage devices |
| US11527774B2 (en) | 2011-06-29 | 2022-12-13 | Space Charge, LLC | Electrochemical energy storage devices |
| US11996517B2 (en) | 2011-06-29 | 2024-05-28 | Space Charge, LLC | Electrochemical energy storage devices |
| US8865340B2 (en) | 2011-10-20 | 2014-10-21 | Front Edge Technology Inc. | Thin film battery packaging formed by localized heating |
| US9887429B2 (en) | 2011-12-21 | 2018-02-06 | Front Edge Technology Inc. | Laminated lithium battery |
| US8864954B2 (en) | 2011-12-23 | 2014-10-21 | Front Edge Technology Inc. | Sputtering lithium-containing material with multiple targets |
| US9257695B2 (en) | 2012-03-29 | 2016-02-09 | Front Edge Technology, Inc. | Localized heat treatment of battery component films |
| US9077000B2 (en) | 2012-03-29 | 2015-07-07 | Front Edge Technology, Inc. | Thin film battery and localized heat treatment |
| US9159964B2 (en) | 2012-09-25 | 2015-10-13 | Front Edge Technology, Inc. | Solid state battery having mismatched battery cells |
| US9356320B2 (en) | 2012-10-15 | 2016-05-31 | Front Edge Technology Inc. | Lithium battery having low leakage anode |
| CN105103332B (zh) | 2013-03-18 | 2017-06-13 | 富士通株式会社 | 电子器件及其制造方法、以及网络系统 |
| US10290908B2 (en) | 2014-02-14 | 2019-05-14 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and electronic device |
| JP6367575B2 (ja) * | 2014-02-25 | 2018-08-01 | 株式会社日本マイクロニクス | 二次電池搭載回路チップ及びその製造方法 |
| US10008739B2 (en) | 2015-02-23 | 2018-06-26 | Front Edge Technology, Inc. | Solid-state lithium battery with electrolyte |
| JP6468966B2 (ja) | 2015-07-31 | 2019-02-13 | 株式会社日本マイクロニクス | 二次電池搭載チップの製造方法 |
| WO2019173626A1 (en) | 2018-03-07 | 2019-09-12 | Space Charge, LLC | Thin-film solid-state energy-storage devices |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3859638A (en) * | 1973-05-31 | 1975-01-07 | Intersil Inc | Non-volatile memory unit with automatic standby power supply |
| DE2603697A1 (de) * | 1975-02-04 | 1976-08-05 | Clive Marles Sinclair | Vorrichtung fuer einen digitalrechner |
| JPS5468126A (en) * | 1977-11-11 | 1979-06-01 | Seiko Epson Corp | Memory element |
| JPS54123068A (en) * | 1978-03-17 | 1979-09-25 | Citizen Watch Co Ltd | Electronic watch |
| DE2925383A1 (de) * | 1978-06-29 | 1980-01-03 | Ebauches Sa | Elektrochemische energiequelle |
| DE2829052A1 (de) * | 1978-07-01 | 1980-01-10 | Kuenzel Roland Dipl Ing | Integrierte elektronische bauelemente mit eigener stromversorgung |
| US4247913A (en) * | 1979-05-10 | 1981-01-27 | Hiniker Company | Protection circuit for storage of volatile data |
| JPS55178899U (de) * | 1979-06-07 | 1980-12-22 | ||
| US4384350A (en) * | 1980-11-03 | 1983-05-17 | Fairchild Camera & Instrument Corp. | MOS Battery backup controller for microcomputer random access memory |
-
1980
- 1980-12-26 JP JP55188723A patent/JPS57109183A/ja active Granted
-
1981
- 1981-12-16 US US06/331,278 patent/US4539660A/en not_active Expired - Lifetime
- 1981-12-21 DE DE8181110659T patent/DE3177169D1/de not_active Expired - Lifetime
- 1981-12-21 EP EP81110659A patent/EP0055451B1/de not_active Expired - Lifetime
- 1981-12-21 EP EP85110709A patent/EP0171089A3/de not_active Withdrawn
- 1981-12-29 CA CA000393283A patent/CA1202725A/en not_active Expired
-
1983
- 1983-06-17 JP JP58107875A patent/JPS5932023A/ja active Pending
- 1983-06-17 JP JP58107877A patent/JPS5931570A/ja active Pending
- 1983-06-17 JP JP58107876A patent/JPS5925531A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4710905A (en) * | 1983-09-16 | 1987-12-01 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
| WO1991002385A1 (en) * | 1989-08-03 | 1991-02-21 | Bell Communications Research, Inc. | Battery containing solid protonically conducting electrolyte |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0334662B2 (de) | 1991-05-23 |
| EP0171089A3 (de) | 1987-09-09 |
| JPS5932023A (ja) | 1984-02-21 |
| JPH0410303B2 (de) | 1992-02-24 |
| EP0171089A2 (de) | 1986-02-12 |
| JPS5931570A (ja) | 1984-02-20 |
| JPS57109183A (en) | 1982-07-07 |
| EP0055451A3 (en) | 1984-03-28 |
| CA1202725A (en) | 1986-04-01 |
| EP0055451B1 (de) | 1990-03-28 |
| US4539660A (en) | 1985-09-03 |
| DE3177169D1 (de) | 1990-05-03 |
| JPS5925531A (ja) | 1984-02-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0055451B1 (de) | Halbleiterspeicheranordnung | |
| CA1218151A (en) | Semiconductor memory | |
| EP0046011B1 (de) | Halbleiterspeicheranordnung | |
| US4513397A (en) | Electrically alterable, nonvolatile floating gate memory device | |
| KR960032759A (ko) | 메모리 장치 | |
| JPS60182174A (ja) | 不揮発性半導体メモリ | |
| CA1048647A (en) | Read mostly memory cell having bipolar and famos transistor | |
| US5912840A (en) | Memory cell architecture utilizing a transistor having a dual access gate | |
| JPH0115959B2 (de) | ||
| DE3684589D1 (de) | Elektrisch aenderbare nichtfluechtige speicheranordnung. | |
| US5140552A (en) | Semiconductor memory device having a volatile memory device and a non-volatile memory device | |
| EP0387102A2 (de) | Nichtflüchtiger Halbleiterspeicher und Schreibverfahren dafür | |
| US3875567A (en) | Memory circuit using variable threshold level field-effect device | |
| JP2755781B2 (ja) | 半導体記憶装置およびその製造方法 | |
| KR100702031B1 (ko) | 배터리 결합 반도체소자 | |
| JPH0158594B2 (de) | ||
| JP2563803B2 (ja) | 半導体記憶装置 | |
| EP0259158A2 (de) | Nicht-flüchtiger Direktzugriffshalbleiterspeicher | |
| JPH0379800B2 (de) | ||
| JPS5824878B2 (ja) | ハンドウタイキオクソウチ | |
| JPH033315B2 (de) | ||
| JPH039559B2 (de) | ||
| JPH0795394B2 (ja) | 半導体メモリセル | |
| JPS62224067A (ja) | 半導体集積回路装置 | |
| JPS60182761A (ja) | 半導体記憶装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
| AK | Designated contracting states |
Designated state(s): DE FR GB NL |
|
| PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
| AK | Designated contracting states |
Designated state(s): DE FR GB NL |
|
| 17P | Request for examination filed |
Effective date: 19840425 |
|
| RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: HITACHI MAXELL LTD. Owner name: HITACHI, LTD. |
|
| GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
| AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB NL |
|
| REF | Corresponds to: |
Ref document number: 3177169 Country of ref document: DE Date of ref document: 19900503 |
|
| ET | Fr: translation filed | ||
| PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
| 26N | No opposition filed | ||
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 19951211 Year of fee payment: 15 |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 19951220 Year of fee payment: 15 |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 19960222 Year of fee payment: 15 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Effective date: 19961221 |
|
| GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 19961221 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Effective date: 19970829 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Effective date: 19970902 |
|
| REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: NL Payment date: 19971231 Year of fee payment: 17 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 19990701 |
|
| NLV4 | Nl: lapsed or anulled due to non-payment of the annual fee |
Effective date: 19990701 |
|
| APAH | Appeal reference modified |
Free format text: ORIGINAL CODE: EPIDOSCREFNO |