EP0041776B1 - Verfahren zur Herstellung einer Halbleiteranordnung mit einer Isolationsstruktur - Google Patents
Verfahren zur Herstellung einer Halbleiteranordnung mit einer Isolationsstruktur Download PDFInfo
- Publication number
- EP0041776B1 EP0041776B1 EP81302078A EP81302078A EP0041776B1 EP 0041776 B1 EP0041776 B1 EP 0041776B1 EP 81302078 A EP81302078 A EP 81302078A EP 81302078 A EP81302078 A EP 81302078A EP 0041776 B1 EP0041776 B1 EP 0041776B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- layer
- groove
- substrate
- silicon
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000002955 isolation Methods 0.000 title claims description 39
- 239000004065 semiconductor Substances 0.000 title claims description 21
- 238000004519 manufacturing process Methods 0.000 title claims description 8
- 239000000758 substrate Substances 0.000 claims description 76
- 238000000034 method Methods 0.000 claims description 59
- 229910052710 silicon Inorganic materials 0.000 claims description 39
- 239000010703 silicon Substances 0.000 claims description 39
- 239000000463 material Substances 0.000 claims description 19
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 16
- 239000011521 glass Substances 0.000 claims description 11
- CURLTUGMZLYLDI-UHFFFAOYSA-N Carbon dioxide Chemical compound O=C=O CURLTUGMZLYLDI-UHFFFAOYSA-N 0.000 claims description 8
- 235000012239 silicon dioxide Nutrition 0.000 claims description 8
- 239000000377 silicon dioxide Substances 0.000 claims description 8
- 229910002092 carbon dioxide Inorganic materials 0.000 claims description 4
- 239000001569 carbon dioxide Substances 0.000 claims description 4
- 230000001678 irradiating effect Effects 0.000 claims description 2
- 239000005360 phosphosilicate glass Substances 0.000 claims 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 38
- 238000009792 diffusion process Methods 0.000 description 15
- 239000012535 impurity Substances 0.000 description 14
- 238000005530 etching Methods 0.000 description 8
- 239000012212 insulator Substances 0.000 description 8
- 238000005229 chemical vapour deposition Methods 0.000 description 7
- 238000002844 melting Methods 0.000 description 7
- 230000008018 melting Effects 0.000 description 7
- 229920002120 photoresistant polymer Polymers 0.000 description 7
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 6
- 230000003647 oxidation Effects 0.000 description 6
- 238000007254 oxidation reaction Methods 0.000 description 6
- 229910052698 phosphorus Inorganic materials 0.000 description 6
- 239000011574 phosphorus Substances 0.000 description 6
- 230000003685 thermal hair damage Effects 0.000 description 5
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 4
- 239000004411 aluminium Substances 0.000 description 4
- 230000000903 blocking effect Effects 0.000 description 4
- -1 boron ions Chemical class 0.000 description 4
- 229910052786 argon Inorganic materials 0.000 description 3
- 238000010438 heat treatment Methods 0.000 description 3
- 239000011810 insulating material Substances 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 238000000992 sputter etching Methods 0.000 description 3
- 229910052796 boron Inorganic materials 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 238000010521 absorption reaction Methods 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000011049 filling Methods 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 230000005484 gravity Effects 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000010884 ion-beam technique Methods 0.000 description 1
- 238000010309 melting process Methods 0.000 description 1
- 238000001259 photo etching Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 239000005368 silicate glass Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/268—Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/32115—Planarisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
Definitions
- This invention relates to a method for manufacturing a semiconductor device having a semiconductor substrate, a plurality of active elements such as bipolar transistors or Metal-Insulator-Semiconductor (MIS) type transistors formed in the substrate and an isolation region formed on the substrate for isolating the active elements from one another. More particularly, the invention relates to a method for forming a minute field isolation structure on a semiconductor substrate for an integrated circuit device.
- active elements such as bipolar transistors or Metal-Insulator-Semiconductor (MIS) type transistors
- a plurality of active elements or functional elements formed in a semiconductor substrate are electrically isolated from one another by a field isolation system.
- the region for the field isolation is comprised of a deep impurity diffusion region or a thermally grown thick oxide film in conventional devices.
- Such a conventional field isolation structure has problems that a high temperature process hours long is necessary for its formation and the fine patterning of the field region is difficult. The latter problem is difficult because it results from the fact that either impurity diffusion or thermal oxidation for forming the field region is controlled by a diffusion phenomenon and accordingly the width of the region can not be narrower than its depth. In order to solve.
- insulator isolation structures in which a groove is formed on a surface of a substrate where the isolation region is to be formed and an insulator or semiconductor material is filled therein have been proposed.
- Such a groove if formed by a conventional anisotropic etchings technique or a dry etching technique, can have a smaller width than its depth. This means that the isolation structure can be miniaturized to achieve a high integration density.
- CVD chemical vapor deposition
- DE-A-2 408 402 discloses a method of manufacturing a semiconductor device having a semiconductor substrate, a plurality of elements formed in the substrate, an isolation region formed in the substrate for isolating the elements from one another, the method comprising the steps of:-
- the further insulating material is deposited so as to extend also on the surface at which the mouth of the groove opens, beyond the groove. This material is removed substantially down to that surface, leaving the further insulating material in the groove.
- An embodiment of this invention can provide a method for forming a field isolation structure having a minute width thereby to improve the integration density of an integrated circuit device.
- An embodiment of this invention can provide a method for forming a field isolation structure without a heat treatment involving a high temperature for a long time.
- An embodiment of this invention can provide a method for forming a field isolation structure by which the surface of the substrate can be made flat without any polishing or lapping process.
- An embodiment of this invention can provide a method for forming a field isolation structure on a substrate which does not cause any thermal damage due to a high temperature process to active elements formed in the substrate.
- An embodiment of the present invention provides a method for manufacturing a semiconductor device having a semiconductor substrate, a plurality of active elements formed in the substrate and a field isolation region formed on the substrate for isolating the active elements from one another, the method comprising the steps of:
- the groove for forming the field isolation region may preferably be formed by an anisotropic etching technique or a dry etching technique as is well known in the art so that the groove has a small width relative to its depth thereby to lessen the area for the field isolation structure.
- a conventional plasma etching, reactive sputter etching or ion beam etching technique is particularly preferable for this purpose.
- a sufficiently thin insulating layer relative to the depth and width of the groove is formed on the substrate to cover the surface of the substrate at least in the groove. Thereafter, the abovementioned layer of the material is formed on the substrate preferably by a conventional CVD technique. The thickness of this layer is preferably selected to be less than the depth and half of the width of the groove. This layer may be formed only in and round the groove.
- an impurity containing glass particularly phosphorous silicate glass (PSG), or silicon is preferable.
- PSG phosphorous silicate glass
- a laser beam generated from, for example, a YAG laser or argon laser may be used to heat the silicon layer in the groove.
- the silicon layer can be melted without substantially heating the silicon substrate thereunder.
- the insulating layer formed under the glass layer or silicon layer is useful to prevent the substrate from contacting with the melted glass or silicon so that any thermal damage to the substrate or active elements formed therein is avoided. Moreover, this insulating layer prevents the substrate from being diffused with an impurity contained in the glass layer which would otherwise produce an undesirable impurity diffusion region in the substrate.
- the underlying insulating layer is also useful to electrically isolate the silicon layer from the substrate so that the isolation is achieved.
- This insulating layer may be a thermally grown silicon dioxide formed on the silicon substrate and have a thickness more than 50 nm which is sufficient to prevent the thermal damage, and to block the impurity diffusion from the glass layer in the step of fluidifying or melting the glass layer by the irradiation of a high energy beam such as a laser beam because the melting lasts only a very short period of time, for example, less than 10 micro-seconds.
- a silicon dioxide film having a thickness more than 50 nm is also sufficient to assure the isolation between the substrate and the silicon layer in the groove.
- the layer in the groove is selectively heated up to a sufficiently high temperature to fluidify or melt the glass or silicon, the layer begins to flow into the groove and ultimately fills up the same to make the surface flat and smooth.
- the surface tension of the molten layer rather than gravity is dominant for the flow of the material so that the surface becomes flat and smooth very quickly. Therefore, it is sufficient to melt the layer for several micro-seconds in order to obtain a desirable flat surface.
- a flat and smooth surface suitable for forming a wiring layer for integrated circuit thereon without a risk of disconnection of the layer is obtained without a grinding or lapping process.
- the formation of the field isolation region in accordance with the present invention may be carried out even after active regions for active elements have already been formed in the substrate because these regions are not thermally damaged even in the melting step described above.
- the material filled in the groove has an excellent isolation property because it consists of a CVD insulator or silicon and is sufficiently annealed in the melting step to become dense.
- the isolation structure by the present invention is applicable not only to bipolar type integrated circuit devices but also to MIS type devices.
- a silicon substrate 1 is prepared and a photoresist layer 2 having a predetermined pattern for forming a groove is formed thereon by a conventional photolithography technique.
- the groove 3 is formed by, for example, a conventional reactive sputter etching technique, with the photoresist layer 2 used as an etching mask as shown in Fig. 1.
- the dimension of the groove depends on the type of the device to be manufactured as in the case of the conventional isolation structure.
- the substrate is subject to a thermal oxidation treatment to form a silicon dioxide film 4 having a thickness of 50 to 100 Ilm on the surface of the substrate 1 as shown in Fig.
- This oxide film 4 in the groove 3 functions as a blocking film to prevent any undesirable thermal damage or impurity diffusion in the later process steps.
- a PSG layer 5 is formed on the substrate by a convetional CVD techique.
- the thickness of this layer 5 should be less than the depth of the groove 3 and also less than half of its width as shown in Fig. 3 so that the layer 5 does not completely fill up the groove at this stage. Unnecessary portions of layer 5 may be selectively removed so as to remain only in the groove 3 and at its fringe.
- a laser beam such as a carbon dioxide laser beam having a wavelength of 10.6 um is irradiated from above onto the PSG layer 5 to melt and fluidify the PSG layer 5.
- the optimum condition of the irradiation energy depends on the thickness of the layer 5. However, this condition is not critical because the laser beam is not substantially absorbed in the substrate but in the PSG layer 5 to selectively heat the same. Moreover, the PSG layer 5 tends to preferentially melt at the thick portion that is in the groove 3 where the fluidifying of the layer 5 is necessary because the absorption of the beam is large at this portion. Thus the PSG layer 5 is fluidified and flows into the groove 3 due to its surface tension and its surface becomes smooth and flat as shown in Fig. 4. In this melting step, the thermally grown oxide film 4 prevents the diffusion of phosphorus which is an n type impurity into the substrate 1 from the PSG layer 5. In addition, any substantial thermal damage to the substrate or active elements therein by the molten PSG layer is prevented by this blocking film 4.
- a preferred embodiment of the present invention for manufacturing a bipolar type integrated circuit device is hereinafter described with reference to Fig. 5 to Fig. 12.
- a P type silicon substrate 11 having a specific resistivity of 0.1 to 0.01 ohm-cm an N type layer 12 having an impurity concentration of 5 x 1011 - 1 x 1 0 20 cm- 3 is formed by a conventional process for diffusing antimony.
- This layer 12 becomes a so- called buried diffusion layer.
- this buried diffusion layer 12 may be formed continuously on the entire surface of the substrate 11.
- an N type silicon epitaxial layer 13 containing phosphorus as the N type impurity in the concentration of 5 x 10" cm- 3 is formed on the substrate by an ordinary epitaxial growth process.
- the resultant cross section of the substrate is shown in Fig. 1.
- isolation regions are formed in the substrate as explained below.
- a groove 19 is formed in the substrate at a portion where the isolation region is to be formed as shown in Fig. 8 by a conventional reactive sputter etching technique with a photoresist film used as a mask.
- the groove 19 should be deep enough to penetrate the buried diffusion layer 12 so as to completely isolate island-shaped N type collector regions from one another.
- the substrate is subjected to a thermal oxidation treatment to form a silicon dioxide film 20 having a thickness of 50 to 100 nm on the exposed silicon surface in the groove 19 as shown in Fig. 9.
- a PSG layer 21 is formed on the substrate by a conventional CVD method.
- This PSG layer 21 should have a thickness less than the depth of the groove 19 and also less than half of the width of the groove 19.
- the groove 19 in a bipolar type device as in this embodiment is relatively deep, for example as deep as 5 to 10 pm. On the other hand, it may be made sufficiently narrow to save area. Assuming that the width of the groove 19 is 4 pm, the appropriate thickness of the PSG layer 21 is about 1.5 ⁇ m.
- a laser beam generated by a carbon dioxide pulse laser is irradiated onto the PSG layer 21 from above to melt or fluidify the layer 21.
- the irradiation energy is 4 to 5 joule/cm 2 with the pulse width of 5 micro sec. and the diameter of the laser spot of 1 mm.
- the beam is preferably scanned with a pitch of 0.5 mm so that adjacent spots partially overlap one another.
- the PSG layer 21 is melted instantaneously by the irradiation of the laser beam and immediately flows into the groove 19 due to the surface tension.
- the blocking oxide film 20 prevents any substantial diffusion of phosphorus from the PSG layer into the substrate because the heating by the beam lasts only a very short period of time.
- a smooth and flat surface as shown in Fig. 11 is obtained on the substrate.
- the formation of the isolation region is completed.
- the succeeding process steps are the same as those in the conventional process, in which electrode windows are formed in the insulator layers on the substrate, a polycrystal silicon layer of about 40 nm and an aluminium layer of 500 to 1000 nm are successively formed thereon, and patterning of the silicon and aluminium layers is carried out to form electrodes or wirings for the integrated circuit.
- the resultant structure is shown in Fig. 12 in which 22 is the silicon layer and 23 is the aluminium layer.
- the wiring comprised of the both layers though not shown in the Figure, extends over the groove 19 on the PSG layer 21 without a potential risk of disconnection due to steep steps which would otherwise exist on the isolation region, i.e. on the groove 19.
- a groove 32 having a depth of, for example, 1 to 2 um is formed in a P type silicon substrate 31 at a portion where a field isolation region is to be formed with a photoresist film 33 used as an etching mask.
- the substrate has a crystallographic surface orientation of (100) on its major surface and the abovementioned etching may be carried out by a well known uniso- tropic etching method so that (111) surface is exposed and the width of the groove 32 relative to its depth can be made small.
- other etching techniques may be employed as well for the formation of the groove 32.
- the photoresist film 33 is also used as a mask thereafter in the ion implantation process for forming a channel stop or channel cut region 34 in the substrate 31 at the portion under the groove 32.
- the channel cut region 34 is formed as shown in Fig. 13.
- the substrate After removing the photoresist film, the substrate is subjected to a thermal oxidation treatment to form a silicon dioxide film 35 having a thickness of 50 to 100 nm on the entire surface of the substrate. Then, a polycrystal silicon layer 36 is formed on the substrate as shown in Fig. 14.
- the silicon layer 36 has a thickness of, for example, 0.5 to 1 pm which is preferably less than half of the width of the groove 32 as in the case of the preceding embodiment.
- a laser beam from a CW argon laser is irradiated to selectively heat and melt the same.
- An example of the optimum irradiation condition is as follows: the output power of the argon laser is 10 to 15 W, the diameter of the beam spot 50 microns, the scanning speed 10 cm/sec, the scanning pitch 25 microns.
- the oxide film 35 thermally insulates the substrate 31 from the molten silicon layer thereon so that not part of the substrate is melted.
- the molten silicon flows into the groove due to surface tension so as to make its surface smooth and flat as shown in Fig. 15.
- the silicon layer 36 is etched until the underlying oxide film 35 is exposed except in the groove as shown in Fig. 16.
- the exposed oxide film is also etched off and then the substrate is subjected to a thermal oxidation treatment to form again a silicon dioxide film 37 for a gate oxide film.
- the surface of the remaining silicon layer 36 in the groove is also oxidized so that the silicon layer 36 is completely surrounded by the oxide films 35 and 37.
- An implantation of boron ions into the substrate through the oxide film 37 may be executed at this stage to adjust threshold voltage of MIS transistors to be manufactured.
- Another polycrystal silicon layer for forming gate electrodes 38 is formed by an ordinary CVD technique on the oxide film 37 and its patterning is carried out by a conventional photo-etching technique to form gate electrodes 38 as shown in Fig. 17. Then, phosphorus ions are implanted through the oxide film 37 to form phosphorus containing regions 39 for source or drain regions with the polycrystal silicon layer 38 for gate used as a mask for blocking the ions. The implanted ions into the silicon layer 38 is useful to render the layer 38 more conductive.
- a PSG layer 40 is formed on the substrate and contact windows 41 for source and drain are formed through the PSG layer 40 and the oxide film 37 as shown in Fig. 18.
- the substrate is then subjected to an annealing treatment to activate the implanted phosphorus ions to form N type source and drain regions 42.
- aluminium electrodes 43 are formed and cover PSG layer 44 is formed thereon as in the conventional device.
- the integrated circuit device including MIS type transistors each isolated by the field isolation structure is completed as shown in Fig. 19.
- An embodiment of the present invention provides a method for forming a field isolation structure for a semiconductor device, particularly for an integrated circuit device, in which a groove is formed in a semiconductor substrate, an insulating layer is formed on the substrate at least in the groove, a glass layer or a silicon layer is formed thereon, and thereafter a high energy beam such as a laser beam is irradiated onto the glass or silicon layer to selectively heat the same thereby to melt or fluidify the layer and let the same flow into the groove.
- a smooth and flat surface is obtained through the above melting process, being effective for preventing any disconnection of wiring layers formed thereon.
- the method is particularly useful to obtain a minute field isolation structure effective to improve the integration density of the device.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- High Energy & Nuclear Physics (AREA)
- Electromagnetism (AREA)
- Optics & Photonics (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Element Separation (AREA)
- Local Oxidation Of Silicon (AREA)
Claims (10)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63573/80 | 1980-05-14 | ||
JP6357380A JPS56160050A (en) | 1980-05-14 | 1980-05-14 | Semiconductor device and manufacture thereof |
Publications (4)
Publication Number | Publication Date |
---|---|
EP0041776A2 EP0041776A2 (de) | 1981-12-16 |
EP0041776A3 EP0041776A3 (en) | 1983-12-21 |
EP0041776B1 true EP0041776B1 (de) | 1986-04-16 |
EP0041776B2 EP0041776B2 (de) | 1990-03-14 |
Family
ID=13233122
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP81302078A Expired - Lifetime EP0041776B2 (de) | 1980-05-14 | 1981-05-11 | Verfahren zur Herstellung einer Halbleiteranordnung mit einer Isolationsstruktur |
Country Status (5)
Country | Link |
---|---|
US (1) | US4404735A (de) |
EP (1) | EP0041776B2 (de) |
JP (1) | JPS56160050A (de) |
DE (1) | DE3174383D1 (de) |
IE (1) | IE51992B1 (de) |
Families Citing this family (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4506435A (en) * | 1981-07-27 | 1985-03-26 | International Business Machines Corporation | Method for forming recessed isolated regions |
US4544576A (en) * | 1981-07-27 | 1985-10-01 | International Business Machines Corporation | Deep dielectric isolation by fused glass |
US4492717A (en) * | 1981-07-27 | 1985-01-08 | International Business Machines Corporation | Method for forming a planarized integrated circuit |
EP0073025B1 (de) * | 1981-08-21 | 1989-08-09 | Kabushiki Kaisha Toshiba | Verfahren zur Herstellung von dielektrischen Isolationszonen für Halbleiteranordnungen |
FR2513016A1 (fr) * | 1981-09-14 | 1983-03-18 | Radiotechnique Compelec | Transistor v mos haute tension, et son procede de fabrication |
JPS58115832A (ja) * | 1981-12-28 | 1983-07-09 | Fujitsu Ltd | 半導体装置の製造方法 |
JPS58210634A (ja) * | 1982-05-31 | 1983-12-07 | Toshiba Corp | 半導体装置の製造方法 |
JPS59106133A (ja) * | 1982-12-09 | 1984-06-19 | Nec Corp | 集積回路装置 |
JPS59119848A (ja) * | 1982-12-27 | 1984-07-11 | Fujitsu Ltd | 半導体装置の製造方法 |
US4494303A (en) * | 1983-03-31 | 1985-01-22 | At&T Bell Laboratories | Method of making dielectrically isolated silicon devices |
JPS6042855A (ja) * | 1983-08-19 | 1985-03-07 | Hitachi Ltd | 半導体装置 |
JPH073858B2 (ja) * | 1984-04-11 | 1995-01-18 | 株式会社日立製作所 | 半導体装置の製造方法 |
JPS618945A (ja) * | 1984-06-25 | 1986-01-16 | Nec Corp | 半導体集積回路装置 |
US4574469A (en) * | 1984-09-14 | 1986-03-11 | Motorola, Inc. | Process for self-aligned buried layer, channel-stop, and isolation |
US4583282A (en) * | 1984-09-14 | 1986-04-22 | Motorola, Inc. | Process for self-aligned buried layer, field guard, and isolation |
US4571819A (en) * | 1984-11-01 | 1986-02-25 | Ncr Corporation | Method for forming trench isolation structures |
US4656497A (en) * | 1984-11-01 | 1987-04-07 | Ncr Corporation | Trench isolation structures |
US4665010A (en) * | 1985-04-29 | 1987-05-12 | International Business Machines Corporation | Method of fabricating photopolymer isolation trenches in the surface of a semiconductor wafer |
US4681795A (en) * | 1985-06-24 | 1987-07-21 | The United States Of America As Represented By The Department Of Energy | Planarization of metal films for multilevel interconnects |
US4665007A (en) * | 1985-08-19 | 1987-05-12 | International Business Machines Corporation | Planarization process for organic filling of deep trenches |
JP2584754B2 (ja) * | 1986-12-01 | 1997-02-26 | キヤノン株式会社 | 通信装置 |
JPH0834242B2 (ja) * | 1988-12-08 | 1996-03-29 | 日本電気株式会社 | 半導体装置およびその製造方法 |
DE69125886T2 (de) * | 1990-05-29 | 1997-11-20 | Semiconductor Energy Lab | Dünnfilmtransistoren |
JPH05129296A (ja) * | 1991-11-05 | 1993-05-25 | Fujitsu Ltd | 導電膜の平坦化方法 |
US5646450A (en) * | 1994-06-01 | 1997-07-08 | Raytheon Company | Semiconductor structures and method of manufacturing |
US5773309A (en) * | 1994-10-14 | 1998-06-30 | The Regents Of The University Of California | Method for producing silicon thin-film transistors with enhanced forward current drive |
JP3180599B2 (ja) * | 1995-01-24 | 2001-06-25 | 日本電気株式会社 | 半導体装置およびその製造方法 |
US6114741A (en) * | 1996-12-13 | 2000-09-05 | Texas Instruments Incorporated | Trench isolation of a CMOS structure |
EP0849787A1 (de) * | 1996-12-18 | 1998-06-24 | Siemens Aktiengesellschaft | Verfahren zur Herstellung einer intergrierten Schaltungsanordnung |
US6535535B1 (en) * | 1999-02-12 | 2003-03-18 | Semiconductor Energy Laboratory Co., Ltd. | Laser irradiation method, laser irradiation apparatus, and semiconductor device |
US7374974B1 (en) * | 2001-03-22 | 2008-05-20 | T-Ram Semiconductor, Inc. | Thyristor-based device with trench dielectric material |
JP3559971B2 (ja) * | 2001-12-11 | 2004-09-02 | 日産自動車株式会社 | 炭化珪素半導体装置およびその製造方法 |
US7615393B1 (en) | 2008-10-29 | 2009-11-10 | Innovalight, Inc. | Methods of forming multi-doped junctions on a substrate |
EP2826072B1 (de) * | 2012-03-14 | 2019-07-17 | IMEC vzw | Herstellungsverfahren für photovoltaische zellen mit plattierten kontakten |
JP2014130922A (ja) * | 2012-12-28 | 2014-07-10 | Toshiba Corp | 半導体装置及びその製造方法 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1461943A (en) * | 1973-02-21 | 1977-01-19 | Raytheon Co | Semi-conductor devices |
JPS50118672A (de) * | 1974-03-01 | 1975-09-17 | ||
US3998673A (en) * | 1974-08-16 | 1976-12-21 | Pel Chow | Method for forming electrically-isolated regions in integrated circuits utilizing selective epitaxial growth |
JPS51146192A (en) * | 1975-06-11 | 1976-12-15 | Fujitsu Ltd | Diode device fabrication method |
JPS5255877A (en) * | 1975-11-01 | 1977-05-07 | Fujitsu Ltd | Semiconductor device |
JPS5422168A (en) * | 1977-07-20 | 1979-02-19 | Toshiba Corp | Glass coating method for semiconductor element |
JPS54147789A (en) * | 1978-05-11 | 1979-11-19 | Matsushita Electric Ind Co Ltd | Semiconductor divice and its manufacture |
GB2023926B (en) * | 1978-06-22 | 1983-03-16 | Western Electric Co | Conductors for semiconductor devices |
JPS5534442A (en) * | 1978-08-31 | 1980-03-11 | Fujitsu Ltd | Preparation of semiconductor device |
JPS5572052A (en) * | 1978-11-27 | 1980-05-30 | Fujitsu Ltd | Preparation of semiconductor device |
US4269636A (en) * | 1978-12-29 | 1981-05-26 | Harris Corporation | Method of fabricating self-aligned bipolar transistor process and device utilizing etching and self-aligned masking |
CA1174285A (en) * | 1980-04-28 | 1984-09-11 | Michelangelo Delfino | Laser induced flow of integrated circuit structure materials |
US4284659A (en) * | 1980-05-12 | 1981-08-18 | Bell Telephone Laboratories | Insulation layer reflow |
-
1980
- 1980-05-14 JP JP6357380A patent/JPS56160050A/ja active Granted
-
1981
- 1981-05-11 EP EP81302078A patent/EP0041776B2/de not_active Expired - Lifetime
- 1981-05-11 DE DE8181302078T patent/DE3174383D1/de not_active Expired
- 1981-05-11 IE IE1040/81A patent/IE51992B1/en not_active IP Right Cessation
- 1981-05-13 US US06/263,280 patent/US4404735A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
DE3174383D1 (en) | 1986-05-22 |
JPS56160050A (en) | 1981-12-09 |
EP0041776B2 (de) | 1990-03-14 |
JPH0210575B2 (de) | 1990-03-08 |
US4404735A (en) | 1983-09-20 |
IE811040L (en) | 1981-11-14 |
EP0041776A2 (de) | 1981-12-16 |
IE51992B1 (en) | 1987-05-13 |
EP0041776A3 (en) | 1983-12-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0041776B1 (de) | Verfahren zur Herstellung einer Halbleiteranordnung mit einer Isolationsstruktur | |
KR900000561B1 (ko) | 반도체 집적회로의 제법 및 그를 이용하여 제조된 장치 | |
EP0037261B1 (de) | Verfahren zur Herstellung einer Halbleiteranordnung und eine nach diesem Verfahren hergestellte Anordnung, z.B. ein BOMIS FET | |
US3913211A (en) | Method of MOS transistor manufacture | |
US4381201A (en) | Method for production of semiconductor devices | |
US4415383A (en) | Method of fabricating semiconductor devices using laser annealing | |
US4204894A (en) | Process for fabrication of semiconductors utilizing selectively etchable diffusion sources in combination with melt-flow techniques | |
US4596604A (en) | Method of manufacturing a multilayer semiconductor device | |
EP0040032B1 (de) | Herstellung eines Halbleiterbauelementes | |
EP0038178A1 (de) | Verfahren zur Herstellung einer Halbleiteranordnung mit Schottky-Sperrschicht und Vorrichtung | |
CA1237828A (en) | Semiconductor-on-insulator (soi) device having electrical short to avoid charge accumulation | |
JPS6359251B2 (de) | ||
EP0021133B1 (de) | Halbleitervorrichtung mit einer Leiterbahnelektrode und Verfahren zu deren Herstellung | |
US5284794A (en) | Method of making semiconductor device using a trimmable thin-film resistor | |
EP0045593A2 (de) | Verfahren zum Herstellen einer Halbleitervorrichtung | |
US4137100A (en) | Forming isolation and device regions due to enhanced diffusion of impurities in semiconductor material by laser | |
JPS58116764A (ja) | 半導体装置の製造方法 | |
US4549198A (en) | Semiconductor device | |
US5116768A (en) | Fabrication method of a semiconductor integrated circuit having an SOI device and a bulk semiconductor device on a common semiconductor substrate | |
EP0060205B1 (de) | Binäre Gläser mit niedrigem Schmelzpunkt zum Nivellieren der Oberflächen von integrierten Schaltungen mit Isolationsrinnen | |
RU1830156C (ru) | Способ изготовлени полупроводниковых приборов | |
EP0076147A2 (de) | Verfahren zur Herstellung einer Halbleiteranordnung mit einer Isolationszone | |
US4268348A (en) | Method for making semiconductor structure | |
JPH02864B2 (de) | ||
JPS5885520A (ja) | 半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Designated state(s): DE FR GB NL |
|
RBV | Designated contracting states (corrected) |
Designated state(s): DE FR GB NL |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Designated state(s): DE FR GB NL |
|
17P | Request for examination filed |
Effective date: 19840105 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB NL |
|
ET | Fr: translation filed | ||
REF | Corresponds to: |
Ref document number: 3174383 Country of ref document: DE Date of ref document: 19860522 |
|
PLBI | Opposition filed |
Free format text: ORIGINAL CODE: 0009260 |
|
26 | Opposition filed |
Opponent name: SIEMENS AKTIENGESELLSCHAFT, BERLIN UND MUENCHEN Effective date: 19870115 |
|
NLR1 | Nl: opposition has been filed with the epo |
Opponent name: SIEMENS AKTIENGESELLSCHAFT |
|
PUAH | Patent maintained in amended form |
Free format text: ORIGINAL CODE: 0009272 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: PATENT MAINTAINED AS AMENDED |
|
27A | Patent maintained in amended form |
Effective date: 19900314 |
|
AK | Designated contracting states |
Kind code of ref document: B2 Designated state(s): DE FR GB NL |
|
ET3 | Fr: translation filed ** decision concerning opposition | ||
NLR2 | Nl: decision of opposition | ||
NLR3 | Nl: receipt of modified translations in the netherlands language after an opposition procedure | ||
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 19930309 Year of fee payment: 13 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 19930526 Year of fee payment: 13 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: NL Payment date: 19930531 Year of fee payment: 13 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 19930724 Year of fee payment: 13 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Effective date: 19940511 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Effective date: 19941201 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 19940511 |
|
NLV4 | Nl: lapsed or anulled due to non-payment of the annual fee | ||
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Effective date: 19950131 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Effective date: 19950201 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |
|
APAC | Appeal dossier modified |
Free format text: ORIGINAL CODE: EPIDOS NOAPO |
|
APAC | Appeal dossier modified |
Free format text: ORIGINAL CODE: EPIDOS NOAPO |
|
APAH | Appeal reference modified |
Free format text: ORIGINAL CODE: EPIDOSCREFNO |