DK144187A - Digitalt signalbehandlingskredsloeb til behandling af digitalsignaler paa seriebitform - Google Patents

Digitalt signalbehandlingskredsloeb til behandling af digitalsignaler paa seriebitform

Info

Publication number
DK144187A
DK144187A DK144187A DK144187A DK144187A DK 144187 A DK144187 A DK 144187A DK 144187 A DK144187 A DK 144187A DK 144187 A DK144187 A DK 144187A DK 144187 A DK144187 A DK 144187A
Authority
DK
Denmark
Prior art keywords
registers
arithmetic element
sign
bits
sample
Prior art date
Application number
DK144187A
Other languages
Danish (da)
English (en)
Other versions
DK144187D0 (da
Inventor
Dennis Roy Mcclary
Charles Benjamin Dieterich
Original Assignee
Rca Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rca Corp filed Critical Rca Corp
Publication of DK144187D0 publication Critical patent/DK144187D0/da
Publication of DK144187A publication Critical patent/DK144187A/da

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/08—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations, the intermediate ones not being accessible for either enqueue or dequeue operations, e.g. using a shift register
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/3808—Details concerning the type of numbers or the way they are handled
    • G06F2207/3812—Devices capable of handling different types of numbers
    • G06F2207/3816—Accepting numbers of variable word length
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49994—Sign extension

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Analogue/Digital Conversion (AREA)
  • Complex Calculations (AREA)
  • Communication Control (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Color Television Systems (AREA)
  • Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Information Transfer Systems (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Dc Digital Transmission (AREA)
DK144187A 1986-03-21 1987-03-20 Digitalt signalbehandlingskredsloeb til behandling af digitalsignaler paa seriebitform DK144187A (da)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/842,653 US4774686A (en) 1986-03-21 1986-03-21 Serial digital signal processing circuitry

Publications (2)

Publication Number Publication Date
DK144187D0 DK144187D0 (da) 1987-03-20
DK144187A true DK144187A (da) 1987-09-22

Family

ID=25287908

Family Applications (1)

Application Number Title Priority Date Filing Date
DK144187A DK144187A (da) 1986-03-21 1987-03-20 Digitalt signalbehandlingskredsloeb til behandling af digitalsignaler paa seriebitform

Country Status (11)

Country Link
US (1) US4774686A (de)
EP (1) EP0238300B1 (de)
JP (1) JPH0612547B2 (de)
KR (1) KR950012379B1 (de)
AT (1) ATE105950T1 (de)
AU (1) AU596647B2 (de)
CA (1) CA1267731A (de)
DE (1) DE3789819T2 (de)
DK (1) DK144187A (de)
ES (1) ES2053531T3 (de)
FI (1) FI89847C (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5133064A (en) 1987-04-27 1992-07-21 Hitachi, Ltd. Data processing system generating clock signal from an input clock, phase locked to the input clock and used for clocking logic devices
US5084834A (en) * 1988-04-18 1992-01-28 General Electric Company Digit-serial linear combining apparatus
US5010511A (en) * 1988-04-18 1991-04-23 General Electric Company Digit-serial linear combining apparatus useful in dividers
US5119324A (en) * 1990-02-20 1992-06-02 Stardent Computer Apparatus and method for performing arithmetic functions in a computer system
DE59010847D1 (de) * 1990-12-11 1998-09-24 Siemens Ag Schaltungsanordnung zur digitalen Bit-seriellen Signalverarbeitung
US5311848A (en) * 1991-07-18 1994-05-17 Yamaha Hatsudoki Kabushiki Kaisha Induction system for engine
JP3003467B2 (ja) * 1993-08-02 2000-01-31 松下電器産業株式会社 演算装置
US6803970B1 (en) 1994-03-24 2004-10-12 Samsung Electronics Co., Ltd. Digital television receiver with match filter responsive to field synchronization code
KR100260421B1 (ko) * 1996-11-07 2000-07-01 윤종용 최종 중간 주파수 신호 포락선의 필드 동기화 코드에 응답하는정합필터를 구비한 디지털 수신기
US6009448A (en) * 1997-08-18 1999-12-28 Industrial Technology Research Institute Pipelined parallel-serial architecture for a modified least mean square adaptive filter
US6156196A (en) * 1997-12-22 2000-12-05 Zhiling Gao Apparatus for visible, preparative column chromatography
TWI226601B (en) * 2003-01-17 2005-01-11 Winbond Electronics Corp System and method of synthesizing a plurality of voices
KR100783691B1 (ko) * 2006-05-11 2007-12-07 한국과학기술원 프리엠퍼시스를 가지는 직렬 전송 장치

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5235264B2 (de) * 1971-09-29 1977-09-08
US3914590A (en) * 1974-11-04 1975-10-21 Gen Electric Serial two{3 s complementer
DE2811488A1 (de) * 1978-03-16 1979-09-27 Siemens Ag Integrierbarer demodulator fuer getraegerte digitalsignale
JPS5557948A (en) * 1978-10-25 1980-04-30 Hitachi Ltd Digital adder
JPS583028A (ja) * 1981-06-30 1983-01-08 Fujitsu Ltd ２進数シリアル演算方式

Also Published As

Publication number Publication date
ES2053531T3 (es) 1994-08-01
EP0238300A2 (de) 1987-09-23
KR870009595A (ko) 1987-10-27
DK144187D0 (da) 1987-03-20
AU596647B2 (en) 1990-05-10
DE3789819T2 (de) 1994-11-24
FI871113A (fi) 1987-09-22
US4774686A (en) 1988-09-27
JPH0612547B2 (ja) 1994-02-16
FI89847B (fi) 1993-08-13
ATE105950T1 (de) 1994-06-15
DE3789819D1 (de) 1994-06-23
FI871113A0 (fi) 1987-03-13
JPS62235680A (ja) 1987-10-15
AU7007387A (en) 1987-09-24
KR950012379B1 (ko) 1995-10-17
EP0238300B1 (de) 1994-05-18
EP0238300A3 (en) 1990-09-12
CA1267731A (en) 1990-04-10
FI89847C (fi) 1993-11-25

Similar Documents

Publication Publication Date Title
DK144187D0 (da) Digitalt signalbehandlingskredsloeb til behandling af digitalsignaler paa seriebitform
KR880014475A (ko) 반도체 집적회로장치
ATE84165T1 (de) Logische schaltung mit zusammengeschalteten mehrtorflip-flops.
DE69301632D1 (de) Verfahren zur Prüfung der Funktionsfähigkeit einer ASIC-Schaltung und darauf bezogene ASIC-Schaltung
KR880009381A (ko) 반도체 집적회로장치
JPS5647125A (en) Delay circuit
GB1312401A (en) Shift register systems
SE8000628L (sv) Frekvensdelare
GB1366472A (en) Phasesynchronising device
KR890004233A (ko) 비트순차적분회로
DE3882114D1 (de) Verfahren zur uebertragung eines digitalsignals.
KR900002638A (ko) 샘플홀드회로
JP2674810B2 (ja) 多重化ｎ連一致保護回路
KR840001406A (ko) 디지탈 휠터 회로
SU1381599A1 (ru) Устройство дл сдвига импульсов
EP1118938A3 (de) Benutzerprogrammierbares Gatterfeld mit integrierten Fehlersuchsystemen
JPS5629892A (en) Clear control circuit
DE69721787D1 (de) Verfahren und Vorrichtung zur vollsichtbaren Ablaufverfolgung einer Emulation
SU1100617A1 (ru) Устройство дл ввода информации
EP0146865A3 (en) Method of generating pseudo-random trains of binary signals
SU1091164A1 (ru) Устройство дл последовательного выделени единиц из двоичного кода
JPS55158752A (en) Receiving system for inverse double transmission data
SU604152A1 (ru) Устройство дл анализа комбинаций двоичного кода
SU657604A1 (ru) Широтно-импульсный модул тор
SU900458A1 (ru) Регистр

Legal Events

Date Code Title Description
PBP Patent lapsed
AHB Application shelved due to non-payment