DE69830870D1 - Kombinatorische Verzögerungsschaltung für einen digitalen Frequenzvervielfacher - Google Patents

Kombinatorische Verzögerungsschaltung für einen digitalen Frequenzvervielfacher

Info

Publication number
DE69830870D1
DE69830870D1 DE69830870T DE69830870T DE69830870D1 DE 69830870 D1 DE69830870 D1 DE 69830870D1 DE 69830870 T DE69830870 T DE 69830870T DE 69830870 T DE69830870 T DE 69830870T DE 69830870 D1 DE69830870 D1 DE 69830870D1
Authority
DE
Germany
Prior art keywords
delay circuit
frequency multiplier
digital frequency
combinatorial delay
combinatorial
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69830870T
Other languages
English (en)
Other versions
DE69830870T2 (de
Inventor
Takanori Saeki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
NEC Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Electronics Corp filed Critical NEC Electronics Corp
Publication of DE69830870D1 publication Critical patent/DE69830870D1/de
Application granted granted Critical
Publication of DE69830870T2 publication Critical patent/DE69830870T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/00006—Changing the frequency
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
DE69830870T 1997-05-30 1998-05-28 Kombinatorische Verzögerungsschaltung für einen digitalen Frequenzvervielfacher Expired - Lifetime DE69830870T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP15785397A JP3319340B2 (ja) 1997-05-30 1997-05-30 半導体回路装置
JP15785397 1997-05-30

Publications (2)

Publication Number Publication Date
DE69830870D1 true DE69830870D1 (de) 2005-08-25
DE69830870T2 DE69830870T2 (de) 2006-05-24

Family

ID=15658809

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69830870T Expired - Lifetime DE69830870T2 (de) 1997-05-30 1998-05-28 Kombinatorische Verzögerungsschaltung für einen digitalen Frequenzvervielfacher

Country Status (7)

Country Link
US (1) US6441657B1 (de)
EP (1) EP0881767B1 (de)
JP (1) JP3319340B2 (de)
KR (1) KR100313255B1 (de)
CN (1) CN1147047C (de)
DE (1) DE69830870T2 (de)
TW (1) TW373145B (de)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3338776B2 (ja) * 1998-03-12 2002-10-28 日本電気株式会社 半導体装置
JP4562300B2 (ja) * 2000-11-14 2010-10-13 ルネサスエレクトロニクス株式会社 クロック制御方法及び回路
FR2817981B1 (fr) * 2000-12-07 2003-02-14 Bull Sa Circuit multiplieur de fronts
JP3575430B2 (ja) * 2001-02-01 2004-10-13 日本電気株式会社 ２段階可変長遅延回路
US6580304B1 (en) * 2002-03-28 2003-06-17 M/A-Com, Inc. Apparatus and method for introducing signal delay
JP2005286467A (ja) * 2004-03-29 2005-10-13 Fujitsu Ltd デジタルｄｌｌ装置、デジタルｄｌｌ制御方法、デジタルｄｌｌ制御プログラム
US7061285B2 (en) * 2004-04-15 2006-06-13 Woods Paul R Clock doubler
US7084686B2 (en) * 2004-05-25 2006-08-01 Micron Technology, Inc. System and method for open-loop synthesis of output clock signals having a selected phase relative to an input clock signal
JP4425722B2 (ja) 2004-06-18 2010-03-03 Ｎｅｃエレクトロニクス株式会社 Ｓｍｄ任意逓倍回路
JP2006067190A (ja) 2004-08-26 2006-03-09 Nec Electronics Corp クロック生成回路
US7525363B2 (en) * 2006-09-01 2009-04-28 Via Technologies, Inc. Delay line and delay lock loop
GB201015729D0 (en) 2010-09-20 2010-10-27 Novelda As Pulse generator
GB201015730D0 (en) * 2010-09-20 2010-10-27 Novelda As Continuous time cross-correlator
US8994424B2 (en) 2013-03-12 2015-03-31 International Business Machines Corporation Distributing multiplexing logic to remove multiplexor latency on the output path for variable clock cycle, delayed signals
US9118310B1 (en) * 2014-09-10 2015-08-25 Xilinx, Inc. Programmable delay circuit block
CN114253346A (zh) * 2021-12-09 2022-03-29 杭州长川科技股份有限公司 时序信号发生器及其校准系统和方法

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2658015B1 (fr) 1990-02-06 1994-07-29 Bull Sa Circuit verrouille en phase et multiplieur de frequence en resultant.
JP2861465B2 (ja) * 1991-05-16 1999-02-24 日本電気株式会社 周波数逓倍回路
US5216301A (en) * 1991-12-20 1993-06-01 Artisoft, Inc. Digital self-calibrating delay line and frequency multiplier
US5245231A (en) * 1991-12-30 1993-09-14 Dell Usa, L.P. Integrated delay line
US5544203A (en) 1993-02-17 1996-08-06 Texas Instruments Incorporated Fine resolution digital delay line with coarse and fine adjustment stages
US5422835A (en) * 1993-07-28 1995-06-06 International Business Machines Corporation Digital clock signal multiplier circuit
FR2710800B1 (fr) * 1993-09-27 1995-12-15 Sgs Thomson Microelectronics Ligne à retard numérique.
JPH07202649A (ja) 1993-12-27 1995-08-04 Toshiba Corp 逓倍回路
KR0158762B1 (ko) * 1994-02-17 1998-12-01 세키자와 다다시 반도체 장치
KR960009965B1 (ko) 1994-04-14 1996-07-25 금성일렉트론 주식회사 주파수 배수 회로
DE69526419T2 (de) 1994-12-20 2002-11-21 Nec Corp Zeitverzögerungsschaltung
JP3561792B2 (ja) * 1995-09-06 2004-09-02 株式会社ルネサステクノロジ クロック発生回路
KR0179779B1 (ko) * 1995-12-18 1999-04-01 문정환 클럭신호 모델링 회로
KR100197563B1 (ko) * 1995-12-27 1999-06-15 윤종용 동기 지연라인을 이용한 디지탈 지연 동기루프 회로
DE69733108T2 (de) 1996-09-13 2006-03-02 Nec Electronics Corp., Kawasaki Synchrone Multiplex-Verzögerungsschaltung
US5818890A (en) * 1996-09-24 1998-10-06 Motorola, Inc. Method for synchronizing signals and structures therefor
JP3173408B2 (ja) 1997-03-13 2001-06-04 日本電気株式会社 信号多重化回路

Also Published As

Publication number Publication date
EP0881767B1 (de) 2005-07-20
JPH10335994A (ja) 1998-12-18
CN1207612A (zh) 1999-02-10
EP0881767A1 (de) 1998-12-02
KR100313255B1 (ko) 2002-01-17
DE69830870T2 (de) 2006-05-24
TW373145B (en) 1999-11-01
JP3319340B2 (ja) 2002-08-26
CN1147047C (zh) 2004-04-21
KR19980087545A (ko) 1998-12-05
US6441657B1 (en) 2002-08-27

Similar Documents

Publication Publication Date Title
DE69830870D1 (de) Kombinatorische Verzögerungsschaltung für einen digitalen Frequenzvervielfacher
DE69623199T2 (de) Hochfrequenzschaltung für ein tragbares Funkgerät
DE69808576D1 (de) Elektronischer Hochfrequenzschalter
DE69926320D1 (de) Durch digitale wörter abgestimmte frequenzsyntheseschaltung
DE69834875D1 (de) Frequenzumsetzungsschaltung
DE69637314D1 (de) Eingangspufferschaltkreis, der mit einem hochfrequenten Taktsignal zurechtkommt
DE69802776T2 (de) Verzögerungselemente für einen signalgesteuerten Oszillator
DE69718416D1 (de) Speisevorrichtung für elektronische Komponenten
DE69902838D1 (de) Schaltungsanordnung für einen Phasenkomparator
NO994637D0 (no) Digital krets
DE69937855D1 (de) Taktsignal-Vervielfacherschaltung für eine Tatksignalgeneratorschaltung
DE69737692D1 (de) Halterungsanordnung für einen vibrator
DE69827148D1 (de) Funkeingangsschaltung
DE69801695T2 (de) Digitale Schaltung zur Frequenzvervielfachung
DE69939291D1 (de) Eingangsschaltung
DE69820925D1 (de) Takteingangsschaltung
DE29711760U1 (de) Drahtlose Verbindungseinrichtung für ein Computer-Eingabe-/Ausgabegerät
KR980005743U (ko) 클럭 주파수 체배회로
DE69611768D1 (de) Multiplizierschaltung
DE69933922D1 (de) Sendeschaltung für ein Hochfrequenzsignal
DE59811858D1 (de) Schaltungsanordnung zum Erzeugen digitaler Signale
FI980005A (fi) Integroitu kertojapiiri
FR2769456B1 (fr) Grille-pain a circuit electronique
KR19990057411A (ko) 시간 지연 회로
TW341329U (en) A frequency analysis digital tester

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
R082 Change of representative

Ref document number: 881767

Country of ref document: EP

Representative=s name: GLAWE DELFS MOLL - PARTNERSCHAFT VON PATENT- U, DE

R081 Change of applicant/patentee

Ref document number: 881767

Country of ref document: EP

Owner name: RENESAS ELECTRONICS CORPORATION, JP

Free format text: FORMER OWNER: NEC ELECTRONICS CORP., KAWASAKI, JP

Effective date: 20120828

R082 Change of representative

Ref document number: 881767

Country of ref document: EP

Representative=s name: GLAWE DELFS MOLL - PARTNERSCHAFT VON PATENT- U, DE

Effective date: 20120828