DE69737801D1 - Phasenregelkreisschaltung - Google Patents
PhasenregelkreisschaltungInfo
- Publication number
- DE69737801D1 DE69737801D1 DE69737801T DE69737801T DE69737801D1 DE 69737801 D1 DE69737801 D1 DE 69737801D1 DE 69737801 T DE69737801 T DE 69737801T DE 69737801 T DE69737801 T DE 69737801T DE 69737801 D1 DE69737801 D1 DE 69737801D1
- Authority
- DE
- Germany
- Prior art keywords
- locked loop
- phase locked
- loop circuit
- circuit
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
- H03L7/185—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using a mixer in the loop
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/605—Additive or subtractive mixing of two pulse rates into one
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
- H03L2207/12—Indirect frequency synthesis using a mixer in the phase-locked loop
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP04247896A JP3317837B2 (ja) | 1996-02-29 | 1996-02-29 | Pll回路 |
JP4247896 | 1996-02-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69737801D1 true DE69737801D1 (de) | 2007-07-26 |
DE69737801T2 DE69737801T2 (de) | 2008-03-06 |
Family
ID=12637183
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69737801T Expired - Fee Related DE69737801T2 (de) | 1996-02-29 | 1997-02-28 | Phasenregelkreisschaltung |
Country Status (4)
Country | Link |
---|---|
US (1) | US5831481A (de) |
EP (1) | EP0793348B1 (de) |
JP (1) | JP3317837B2 (de) |
DE (1) | DE69737801T2 (de) |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FI107479B (fi) * | 1997-08-06 | 2001-08-15 | Nokia Networks Oy | Askelohjattu taajuussyntetisaattori |
DE19813604A1 (de) * | 1998-03-27 | 1999-09-30 | Daimler Benz Aerospace Ag | Anordnung zur präzisen Entfernungsmessung, insbesondere zur Füllstandsmessung |
DE19958206C2 (de) * | 1999-12-02 | 2002-03-28 | Infineon Technologies Ag | Sendevorrichtung |
DE10133514A1 (de) * | 2001-07-10 | 2003-01-30 | Siemens Ag | Verfahren und Einrichtung zum Erzeugen von Mobilfunksignalen |
US6573769B1 (en) | 2002-06-27 | 2003-06-03 | Pericom Semiconductor Corp. | Phase-locked loop (PLL) with mixer for subtracting outer-band phase noise |
DE10253719B4 (de) * | 2002-11-19 | 2008-04-24 | Newlogic Technologies Gmbh | Phase Locked Loop mit digital gesteuerter Frequenzfeinabstimmung |
JP4088794B2 (ja) | 2004-04-06 | 2008-05-21 | ソニー株式会社 | テスト信号発生回路および受信機回路 |
US7239266B2 (en) * | 2004-08-26 | 2007-07-03 | Honeywell International Inc. | Radar altimeter |
ATE479907T1 (de) * | 2006-07-13 | 2010-09-15 | Siemens Ag | Radaranordnung |
CN101651456B (zh) * | 2008-08-12 | 2012-03-21 | 博通集成电路(上海)有限公司 | 时钟信号恢复的电路 |
US20100073052A1 (en) * | 2008-09-19 | 2010-03-25 | Samsung Electro-Mechanics Company, Ltd | Fractional resolution integer-n frequency synthesizer |
DE102009011795A1 (de) * | 2009-03-05 | 2010-09-09 | Rohde & Schwarz Gmbh & Co. Kg | Synthesizer mit einstellbarer, stabiler und reproduzierbarer Phase und Frequenz |
JP5523135B2 (ja) * | 2010-02-15 | 2014-06-18 | 三菱電機株式会社 | 基準周波数信号源 |
JP4933635B2 (ja) * | 2010-02-19 | 2012-05-16 | 日本電波工業株式会社 | Pll回路 |
US9509322B2 (en) | 2012-11-29 | 2016-11-29 | Nanowave Technologies Inc. | Low spurious synthesizer circuit and method |
CN104378082B (zh) * | 2013-08-12 | 2017-11-07 | 瑞昱半导体股份有限公司 | 振荡频率偏移侦测方法以及振荡频率偏移侦测电路 |
RU2579570C1 (ru) * | 2015-06-01 | 2016-04-10 | Публичное акционерное общество "Радиофизика" | Способ получения радиочастотного сигнала |
DE112015006867B4 (de) * | 2015-10-01 | 2019-03-28 | Mitsubishi Electric Corporation | Signalgenerator |
US9998129B1 (en) * | 2017-09-21 | 2018-06-12 | Qualcomm Incorporated | PLL post divider phase continuity |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2142134A5 (de) * | 1971-06-14 | 1973-01-26 | Dassault Electronique | |
FR2196549B1 (de) * | 1972-08-16 | 1978-09-08 | Wandel & Goltermann | |
JPS5915535B2 (ja) * | 1978-01-17 | 1984-04-10 | 株式会社精工舎 | 周波数補正装置 |
US4310805A (en) * | 1979-12-13 | 1982-01-12 | General Electric Company | Phase-locked loop stabilized by a crystal oscillator |
US4446446A (en) * | 1981-07-17 | 1984-05-01 | Rockwell International Corporation | Programmable frequency synthesizer primarily for use in an atomic clock |
JPS6175622A (ja) * | 1984-09-21 | 1986-04-18 | Nec Corp | 周波数シンセサイザ装置 |
JPH0761009B2 (ja) * | 1986-03-12 | 1995-06-28 | 日本電気株式会社 | 周波数シンセサイザ |
US4965533A (en) * | 1989-08-31 | 1990-10-23 | Qualcomm, Inc. | Direct digital synthesizer driven phase lock loop frequency synthesizer |
EP0454917B1 (de) * | 1990-05-02 | 1994-08-17 | Hewlett-Packard Limited | Frequenzsynthesizer |
JPH0536935A (ja) * | 1991-08-01 | 1993-02-12 | Seiko Epson Corp | 半導体記憶装置 |
JPH05122068A (ja) * | 1991-10-26 | 1993-05-18 | Nec Corp | 周波数シンセサイザ |
JP2733528B2 (ja) * | 1991-12-28 | 1998-03-30 | インターニックス株式会社 | 位相ロック・ループ用部分パルス・ハイト型基準周波数発生回路 |
US5349310A (en) * | 1993-06-09 | 1994-09-20 | Alcatel Network Systems, Inc. | Digitally controlled fractional frequency synthesizer |
-
1996
- 1996-02-29 JP JP04247896A patent/JP3317837B2/ja not_active Expired - Fee Related
-
1997
- 1997-02-26 US US08/805,501 patent/US5831481A/en not_active Expired - Lifetime
- 1997-02-28 EP EP97103349A patent/EP0793348B1/de not_active Expired - Lifetime
- 1997-02-28 DE DE69737801T patent/DE69737801T2/de not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JPH09238075A (ja) | 1997-09-09 |
DE69737801T2 (de) | 2008-03-06 |
EP0793348A1 (de) | 1997-09-03 |
EP0793348B1 (de) | 2007-06-13 |
US5831481A (en) | 1998-11-03 |
JP3317837B2 (ja) | 2002-08-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69942363D1 (de) | Phasenregelkreisschaltung | |
DE69129946T2 (de) | Phasenregelkreisschaltung | |
DE69420216D1 (de) | Phasenregelschwingschaltung | |
FI954624A (fi) | Digitaalinen vaihelukittu sisäsilmukka | |
DE69613660T2 (de) | Energiesparende Phasenregelkreisschaltung | |
GB9721384D0 (en) | Phase locked loop | |
DE69737801D1 (de) | Phasenregelkreisschaltung | |
DE69415378T2 (de) | Digitaler Phasenregelkreis | |
DE69629147D1 (de) | Digitaler Phasenregelkreis | |
DE69031134D1 (de) | Phasenregelkreisschaltung | |
DE69307581T2 (de) | Phasenregelkreis | |
DE69523242D1 (de) | Phasenvergleichsschaltung und Phasenregelschleife | |
DE69510577T2 (de) | Phasenregelkreis | |
DE69710165T2 (de) | Phasenregelschleife | |
DE69629545D1 (de) | Digitale Phasenregelkreisschaltung | |
DE69512121D1 (de) | Phasenregelkreisschaltung | |
DE69832239D1 (de) | Phasenregelkreisschaltung | |
FR2770704B1 (fr) | Circuit verrouille en phase | |
GB2330258B (en) | Phase locked loop circuit | |
DE69721450D1 (de) | Phasenregelkreisschaltung | |
DE69835118D1 (de) | Integrierte Schaltung mit Phasenregelschleife | |
FI944181A0 (fi) | Nopeasti asettuva vaihelukko | |
DE59509059D1 (de) | Phasendetektorschaltung | |
DE69814510D1 (de) | Phasenregelkreis mit Phasenregelhilfsschaltung | |
KR970007405U (ko) | 위상 동기 루프 회로 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |