DE69621068D1 - Analog-Digitalwandler nach dem Verfahren der sukzessiven Approximation - Google Patents
Analog-Digitalwandler nach dem Verfahren der sukzessiven ApproximationInfo
- Publication number
- DE69621068D1 DE69621068D1 DE69621068T DE69621068T DE69621068D1 DE 69621068 D1 DE69621068 D1 DE 69621068D1 DE 69621068 T DE69621068 T DE 69621068T DE 69621068 T DE69621068 T DE 69621068T DE 69621068 D1 DE69621068 D1 DE 69621068D1
- Authority
- DE
- Germany
- Prior art keywords
- analog
- digital converter
- successive approximation
- approximation method
- successive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0675—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy
- H03M1/0697—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy in time, e.g. using additional comparison cycles
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0675—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy
- H03M1/069—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy by range overlap between successive stages or steps
- H03M1/0695—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy by range overlap between successive stages or steps using less than the maximum number of output states per stage or step, e.g. 1.5 per stage or less than 1.5 bit per stage type
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/38—Analogue value compared with reference values sequentially only, e.g. successive approximation type
- H03M1/46—Analogue value compared with reference values sequentially only, e.g. successive approximation type with digital/analogue converter for supplying reference values to converter
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GBGB9503783.4A GB9503783D0 (en) | 1995-02-24 | 1995-02-24 | Analog-to-digital converters |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69621068D1 true DE69621068D1 (de) | 2002-06-13 |
DE69621068T2 DE69621068T2 (de) | 2002-09-05 |
Family
ID=10770228
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69621068T Expired - Lifetime DE69621068T2 (de) | 1995-02-24 | 1996-02-20 | Analog-Digitalwandler nach dem Verfahren der sukzessiven Approximation |
Country Status (5)
Country | Link |
---|---|
US (1) | US5870052A (de) |
EP (2) | EP1189352A3 (de) |
JP (1) | JP3719541B2 (de) |
DE (1) | DE69621068T2 (de) |
GB (1) | GB9503783D0 (de) |
Families Citing this family (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100318441B1 (ko) * | 1997-12-30 | 2002-02-19 | 박종섭 | 아날로그-디지털변환장치및그변환방법 |
JPH11205145A (ja) * | 1998-01-14 | 1999-07-30 | Mitsubishi Electric Corp | Ad変換器 |
US6118400A (en) * | 1998-01-20 | 2000-09-12 | Microchip Technology Incorporated | Capacitor array for a successive approximation register (SAR) based analog to digital (A/D) converter and method therefor |
KR100336746B1 (ko) * | 1999-03-22 | 2002-05-13 | 박종섭 | 에이디 컨버터 |
US6351231B1 (en) * | 1999-12-23 | 2002-02-26 | Analog Devices, Inc. | Successive approximation analogue-to-digital converter |
DE60015929T2 (de) * | 2000-04-27 | 2005-12-22 | Stmicroelectronics S.R.L., Agrate Brianza | Analog-Digital-Wandler mit schrittweiser Annäherung und entsprechendes Betriebsverfahren |
US6329938B1 (en) * | 2000-06-15 | 2001-12-11 | Adaptec, Inc. | Programmable analog-to-digital converter with bit conversion optimization |
US6608580B2 (en) * | 2001-02-15 | 2003-08-19 | Sarnoff Corporation | Differential analog-to-digital converter |
US6608582B2 (en) * | 2001-06-29 | 2003-08-19 | Intel Corporation | A/D conversion using a variable offset comparator |
DE10139488C1 (de) * | 2001-08-10 | 2003-01-02 | Infineon Technologies Ag | Analog/Digital-Wandler |
JP4011377B2 (ja) * | 2002-03-22 | 2007-11-21 | 株式会社ルネサステクノロジ | A/d変換回路 |
DE10258783B4 (de) * | 2002-12-16 | 2006-01-19 | Infineon Technologies Ag | Verfahren zum Analog-Digital-Wandeln und Analog-Digital-Wandler |
DE10303347B4 (de) * | 2003-01-29 | 2010-04-29 | Eads Deutschland Gmbh | Verfahren und Schaltung zur Wandlung eines analogen Istsignals in ein digitales Sollsignal |
US7015853B1 (en) * | 2005-03-09 | 2006-03-21 | Cirrus Logic, Inc. | Data converter with reduced differential nonlinearity |
US7218259B2 (en) * | 2005-08-12 | 2007-05-15 | Analog Devices, Inc. | Analog-to-digital converter with signal-to-noise ratio enhancement |
US7605741B2 (en) * | 2005-12-08 | 2009-10-20 | Analog Devices, Inc. | Digitally corrected SAR converter including a correction DAC |
US7298306B2 (en) * | 2006-03-24 | 2007-11-20 | Cirrus Logic, Inc. | Delta sigma modulators with comparator offset noise conversion |
US7221303B1 (en) * | 2006-03-24 | 2007-05-22 | Cirrus Logic, Inc. | Delta sigma modulator analog-to-digital converters with multiple threshold comparisons during a delta sigma modulator output cycle |
US7298305B2 (en) * | 2006-03-24 | 2007-11-20 | Cirrus Logic, Inc. | Delta sigma modulator analog-to-digital converters with quantizer output prediction and comparator reduction |
FR2907986B1 (fr) * | 2006-10-26 | 2009-02-27 | Atmel Nantes Sa Sa | Convertisseur analogique/numerique a approximations successives,composant integre et procede de conversion correspondants. |
EP1936810A1 (de) * | 2006-12-22 | 2008-06-25 | Austriamicrosystems AG | Verfahren zur Analog-Digital-Umsetzung und Analog-Digital-Umsetzer |
US8275783B2 (en) * | 2007-08-01 | 2012-09-25 | Nec Corporation | Conversion program search system and conversion program search method |
JP5062213B2 (ja) | 2009-04-08 | 2012-10-31 | ミツミ電機株式会社 | 逐次比較型ad変換回路 |
JP5440758B2 (ja) * | 2009-05-07 | 2014-03-12 | セイコーエプソン株式会社 | A/d変換回路、電子機器及びa/d変換方法 |
US8130129B2 (en) * | 2010-05-11 | 2012-03-06 | Texas Instruments Incorporated | Analog-to-digital conversion |
JP5561010B2 (ja) * | 2010-08-09 | 2014-07-30 | 富士通株式会社 | 逐次比較型ad変換器及び逐次比較型ad変換器の動作クロック調整方法 |
KR101419804B1 (ko) * | 2010-09-13 | 2014-07-17 | 한국전자통신연구원 | 아날로그 디지털 변환 장치 |
JP5589780B2 (ja) * | 2010-11-08 | 2014-09-17 | セイコーエプソン株式会社 | A/d変換回路、電子機器及びa/d変換方法 |
KR101116355B1 (ko) * | 2010-11-15 | 2012-03-09 | 한양대학교 산학협력단 | 축차 근사형 레지스터 회로 및 이를 포함하는 축차 근사형 아날로그 디지털 변환기 |
JP2012151561A (ja) | 2011-01-17 | 2012-08-09 | Seiko Epson Corp | A/d変換回路、集積回路装置及び電子機器 |
JP5699674B2 (ja) | 2011-02-22 | 2015-04-15 | セイコーエプソン株式会社 | D/a変換回路、a/d変換回路及び電子機器 |
JP5657490B2 (ja) * | 2011-08-29 | 2015-01-21 | 株式会社東芝 | 逐次比較型ad変換器および無線受信機 |
EP2600530A1 (de) * | 2011-12-02 | 2013-06-05 | ST-Ericsson SA | Verfahren zur A/D-Umwandlung mit sukzessiver Annäherung |
JP6102279B2 (ja) * | 2013-01-25 | 2017-03-29 | ミツミ電機株式会社 | 逐次比較型ad変換器及び逐次比較型ad変換方法 |
US8786483B1 (en) * | 2013-03-14 | 2014-07-22 | Analog Devices Technology | Use of a DLL to optimize an ADC performance |
JP5904240B2 (ja) * | 2014-07-30 | 2016-04-13 | セイコーエプソン株式会社 | A/d変換回路、電子機器及びa/d変換方法 |
JP6668677B2 (ja) | 2015-10-22 | 2020-03-18 | 株式会社ソシオネクスト | A/d変換器、a/d変換方法および半導体集積回路 |
TWI659620B (zh) * | 2018-02-07 | 2019-05-11 | 瑞昱半導體股份有限公司 | 循序漸進式類比數位轉換電路與相關方法 |
US10382049B1 (en) | 2018-09-06 | 2019-08-13 | Globalfoundaries Inc. | On-chip calibration circuit and method with half-step resolution |
TWI807429B (zh) * | 2021-09-23 | 2023-07-01 | 華邦電子股份有限公司 | 溫度感測電路及其操作方法 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3327879A1 (de) * | 1983-08-02 | 1985-02-14 | Siemens AG, 1000 Berlin und 8000 München | Integrierte halbleiterschaltung |
US4620179A (en) * | 1983-08-29 | 1986-10-28 | Harris Corporation | Method for successive approximation A/D conversion |
US4649371A (en) * | 1984-02-15 | 1987-03-10 | Signetics Corporation | Multi-step parallel analog-digital converter |
JPS6256023A (ja) * | 1985-09-02 | 1987-03-11 | Fujitsu Ltd | A/d変換器 |
CA2004317C (en) * | 1988-12-07 | 1993-11-30 | Noriyuki Tokuhiro | Successive comparison type analog-to-digital converting apparatus |
JP2560478B2 (ja) * | 1989-06-30 | 1996-12-04 | 日本電気株式会社 | アナログ・ディジタル変換器 |
US5057841A (en) * | 1989-07-07 | 1991-10-15 | U.S. Philips Corporation | Analog-to-digital converter |
JPH05343998A (ja) * | 1992-06-10 | 1993-12-24 | Mitsubishi Electric Corp | 逐次変換型a/d変換装置 |
US5570091A (en) * | 1993-09-21 | 1996-10-29 | Yamaha Corporation | Analog-to-digital converter |
US5424736A (en) * | 1994-06-07 | 1995-06-13 | Louisiana Simchip Technologies, Inc. | Latched neural network A/D converter |
US5589832A (en) * | 1994-12-02 | 1996-12-31 | Lucent Technologies Inc. | Low noise non-sampled successive approximation |
US5561427A (en) * | 1994-12-30 | 1996-10-01 | Psc Inc. | Analog to digital converter with continuous conversion cycles and large input signal range |
-
1995
- 1995-02-24 GB GBGB9503783.4A patent/GB9503783D0/en active Pending
-
1996
- 1996-02-20 EP EP01125356A patent/EP1189352A3/de not_active Withdrawn
- 1996-02-20 EP EP96301129A patent/EP0729236B1/de not_active Expired - Lifetime
- 1996-02-20 DE DE69621068T patent/DE69621068T2/de not_active Expired - Lifetime
- 1996-02-23 JP JP03692596A patent/JP3719541B2/ja not_active Expired - Lifetime
-
1997
- 1997-07-17 US US08/903,324 patent/US5870052A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP0729236B1 (de) | 2002-05-08 |
JPH08321779A (ja) | 1996-12-03 |
GB9503783D0 (en) | 1995-04-12 |
EP1189352A3 (de) | 2002-12-04 |
EP1189352A2 (de) | 2002-03-20 |
EP0729236A1 (de) | 1996-08-28 |
US5870052A (en) | 1999-02-09 |
JP3719541B2 (ja) | 2005-11-24 |
DE69621068T2 (de) | 2002-09-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69621068D1 (de) | Analog-Digitalwandler nach dem Verfahren der sukzessiven Approximation | |
FI973390A (fi) | Kaavinpäällystysmenetelmä | |
DE69732722D1 (de) | CVD Verfahren | |
DE69432015D1 (de) | Verfahren | |
DE59506236D1 (de) | Gleitverschleissfeste Verbundbeschichtung | |
GB9303872D0 (en) | Hysteresis-insentive single-comparator successive approximation analog-to-digital converter | |
DE69325523D1 (de) | Analog-Digital-Wandler | |
DE69623949D1 (de) | Verfahren zum mehrschichtbeschichten | |
EP0714989A4 (de) | Stahlherstellung im konverter | |
DE69321797D1 (de) | Anti-Schlupf Bremsmethode | |
DE69406945D1 (de) | Katalytisches verfahren | |
NO983503D0 (no) | Malingspose-utrustning | |
DE69404603D1 (de) | Beschichtungsverfahren | |
FI963157A (fi) | Menetelmä näppäimistön päällystämiseksi | |
IL118403A0 (en) | Monolithic analog-to-digital converter | |
DE69329237D1 (de) | Flash Analog-Digitalwandler | |
DE59009213D1 (de) | Verfahren und Einrichtung zur Analog-Digital-Wandlung. | |
GB9512752D0 (en) | Isolating platform | |
DE59603741D1 (de) | Beschichtungsverfahren | |
DE69611319D1 (de) | Bilderzeugungselemente nach dem Migrationsverfahren | |
EP0574812A3 (de) | Verfahren zur Analog-Digital-Wandlung | |
DE69531073D1 (de) | Verriegelungsmutter | |
DE69408925D1 (de) | Beschichtungsverfahren | |
BR9605100A (pt) | Conjunto de degraus de embarque | |
KR960028405U (ko) | 도장용 볼트은폐구 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition |