DE69613423D1 - Unterbrechungssystem in einem Mikroprozessor - Google Patents

Unterbrechungssystem in einem Mikroprozessor

Info

Publication number
DE69613423D1
DE69613423D1 DE69613423T DE69613423T DE69613423D1 DE 69613423 D1 DE69613423 D1 DE 69613423D1 DE 69613423 T DE69613423 T DE 69613423T DE 69613423 T DE69613423 T DE 69613423T DE 69613423 D1 DE69613423 D1 DE 69613423D1
Authority
DE
Germany
Prior art keywords
interrupt
control unit
pci
central
mode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69613423T
Other languages
English (en)
Other versions
DE69613423T2 (de
Inventor
Douglas D Gephardt
Rodney W Schmidt
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalFoundries Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of DE69613423D1 publication Critical patent/DE69613423D1/de
Publication of DE69613423T2 publication Critical patent/DE69613423T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
DE69613423T 1995-03-21 1996-03-12 Unterbrechungssystem in einem Mikroprozessor Expired - Lifetime DE69613423T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/408,003 US5721931A (en) 1995-03-21 1995-03-21 Multiprocessing system employing an adaptive interrupt mapping mechanism and method

Publications (2)

Publication Number Publication Date
DE69613423D1 true DE69613423D1 (de) 2001-07-26
DE69613423T2 DE69613423T2 (de) 2002-05-02

Family

ID=23614444

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69613423T Expired - Lifetime DE69613423T2 (de) 1995-03-21 1996-03-12 Unterbrechungssystem in einem Mikroprozessor

Country Status (6)

Country Link
US (1) US5721931A (de)
EP (1) EP0737923B1 (de)
JP (1) JP3570810B2 (de)
KR (1) KR100399385B1 (de)
AT (1) ATE202425T1 (de)
DE (1) DE69613423T2 (de)

Families Citing this family (66)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5944809A (en) * 1996-08-20 1999-08-31 Compaq Computer Corporation Method and apparatus for distributing interrupts in a symmetric multiprocessor system
US6269391B1 (en) * 1997-02-24 2001-07-31 Novell, Inc. Multi-processor scheduling kernel
US5925115A (en) * 1997-03-10 1999-07-20 Vlsi Technology, Inc. Method and system for extending interrupt sources and implementing hardware based and software based prioritization of interrupts for an embedded processor
US6256660B1 (en) * 1997-04-08 2001-07-03 International Business Machines Corporation Method and program product for allowing application programs to avoid unnecessary packet arrival interrupts
JP3008896B2 (ja) * 1997-06-16 2000-02-14 日本電気株式会社 共有バス型マルチプロセッサシステムの割り込み負荷分散システム
US6003109A (en) * 1997-08-15 1999-12-14 Lsi Logic Corporation Method and apparatus for processing interrupts in a data processing system
US6418496B2 (en) * 1997-12-10 2002-07-09 Intel Corporation System and apparatus including lowest priority logic to select a processor to receive an interrupt message
US6219741B1 (en) 1997-12-10 2001-04-17 Intel Corporation Transactions supporting interrupt destination redirection and level triggered interrupt semantics
US6571206B1 (en) * 1998-01-15 2003-05-27 Phoenix Technologies Ltd. Apparatus and method for emulating an I/O instruction for the correct processor and for servicing software SMI's in a multi-processor environment
US6081861A (en) * 1998-06-15 2000-06-27 International Business Machines Corporation PCI migration support of ISA adapters
US6192439B1 (en) 1998-08-11 2001-02-20 Hewlett-Packard Company PCI-compliant interrupt steering architecture
US6065088A (en) * 1998-08-31 2000-05-16 International Business Machines Corporation System and method for interrupt command queuing and ordering
US6701429B1 (en) 1998-12-03 2004-03-02 Telefonaktiebolaget Lm Ericsson(Publ) System and method of start-up in efficient way for multi-processor systems based on returned identification information read from pre-determined memory location
US6263395B1 (en) * 1999-01-06 2001-07-17 Compaq Computer Corp. System and method for serial interrupt scanning
US8149048B1 (en) 2000-10-26 2012-04-03 Cypress Semiconductor Corporation Apparatus and method for programmable power management in a programmable analog circuit block
US6724220B1 (en) 2000-10-26 2004-04-20 Cyress Semiconductor Corporation Programmable microcontroller architecture (mixed analog/digital)
US8176296B2 (en) 2000-10-26 2012-05-08 Cypress Semiconductor Corporation Programmable microcontroller architecture
US8103496B1 (en) 2000-10-26 2012-01-24 Cypress Semicondutor Corporation Breakpoint control in an in-circuit emulation system
US8160864B1 (en) 2000-10-26 2012-04-17 Cypress Semiconductor Corporation In-circuit emulator and pod synchronized boot
US20020099893A1 (en) * 2001-01-24 2002-07-25 Nguyen Tuyet-Huong Thi System and method for the handling of system management interrupts in a multiprocessor computer system
US7406674B1 (en) 2001-10-24 2008-07-29 Cypress Semiconductor Corporation Method and apparatus for generating microcontroller configuration information
US8078970B1 (en) 2001-11-09 2011-12-13 Cypress Semiconductor Corporation Graphical user interface with user-selectable list-box
US8042093B1 (en) 2001-11-15 2011-10-18 Cypress Semiconductor Corporation System providing automatic source code generation for personalization and parameterization of user modules
US6971004B1 (en) 2001-11-19 2005-11-29 Cypress Semiconductor Corp. System and method of dynamically reconfiguring a programmable integrated circuit
US7844437B1 (en) 2001-11-19 2010-11-30 Cypress Semiconductor Corporation System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit
US8103497B1 (en) 2002-03-28 2012-01-24 Cypress Semiconductor Corporation External interface for event architecture
US7308608B1 (en) 2002-05-01 2007-12-11 Cypress Semiconductor Corporation Reconfigurable testing system and method
US20040111549A1 (en) * 2002-12-10 2004-06-10 Intel Corporation Method, system, and program for improved interrupt processing
US7340740B2 (en) * 2003-04-22 2008-03-04 International Business Machines Corporation Cooperatively multitasking in an interrupt free computing environment
US20040267998A1 (en) * 2003-06-26 2004-12-30 Zimmer Vincent J Method to support legacy and native mode interrupts with multiplexed execution of legacy and native interrupt service
US7584316B2 (en) * 2003-10-14 2009-09-01 Broadcom Corporation Packet manager interrupt mapper
US7028106B2 (en) * 2003-12-05 2006-04-11 Hewlett-Packard Development Company, L.P. Remapping routing information entries in an expander
US7295049B1 (en) 2004-03-25 2007-11-13 Cypress Semiconductor Corporation Method and circuit for rapid alignment of signals
US7332976B1 (en) * 2005-02-04 2008-02-19 Cypress Semiconductor Corporation Poly-phase frequency synthesis oscillator
US7162559B1 (en) * 2005-03-08 2007-01-09 Emc Corporation System for controlling interrupts between input/output devices and central processing units
US7627900B1 (en) * 2005-03-10 2009-12-01 George Mason Intellectual Properties, Inc. Attack graph aggregation
US7400183B1 (en) 2005-05-05 2008-07-15 Cypress Semiconductor Corporation Voltage controlled oscillator delay cell and method
JP5006526B2 (ja) * 2005-05-31 2012-08-22 ルネサスエレクトロニクス株式会社 割り込み分配装置
US20070106827A1 (en) * 2005-11-08 2007-05-10 Boatright Bryan D Centralized interrupt controller
US8085067B1 (en) 2005-12-21 2011-12-27 Cypress Semiconductor Corporation Differential-to-single ended signal converter circuit and method
JP4222370B2 (ja) * 2006-01-11 2009-02-12 セイコーエプソン株式会社 デバッグ支援装置及びデバッグ処理方法をコンピュータに実行させるためのプログラム
US8067948B2 (en) 2006-03-27 2011-11-29 Cypress Semiconductor Corporation Input/output multiplexer bus
US7721034B2 (en) * 2006-09-29 2010-05-18 Dell Products L.P. System and method for managing system management interrupts in a multiprocessor computer system
US20080082710A1 (en) * 2006-09-29 2008-04-03 Dell Products L.P. System and method for managing system management interrupts in a multiprocessor computer system
CN101305353B (zh) * 2006-11-27 2013-04-24 英特尔公司 集中式中断控制器
DE102007015507B4 (de) * 2007-03-30 2010-09-02 Advanced Micro Devices, Inc., Sunnyvale Prozessor mit einem ersten und einem zweiten Betriebsmodus und Verfahren zu seinem Betrieb
US8130025B2 (en) 2007-04-17 2012-03-06 Cypress Semiconductor Corporation Numerical band gap
US8092083B2 (en) * 2007-04-17 2012-01-10 Cypress Semiconductor Corporation Temperature sensor with digital bandgap
US7737724B2 (en) 2007-04-17 2010-06-15 Cypress Semiconductor Corporation Universal digital block interconnection and channel routing
US8040266B2 (en) * 2007-04-17 2011-10-18 Cypress Semiconductor Corporation Programmable sigma-delta analog-to-digital converter
US8026739B2 (en) 2007-04-17 2011-09-27 Cypress Semiconductor Corporation System level interconnect with programmable switching
US8266575B1 (en) 2007-04-25 2012-09-11 Cypress Semiconductor Corporation Systems and methods for dynamically reconfiguring a programmable system on a chip
US9720805B1 (en) 2007-04-25 2017-08-01 Cypress Semiconductor Corporation System and method for controlling a target device
US8065653B1 (en) 2007-04-25 2011-11-22 Cypress Semiconductor Corporation Configuration of programmable IC design elements
US8049569B1 (en) 2007-09-05 2011-11-01 Cypress Semiconductor Corporation Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes
JP2009251802A (ja) * 2008-04-03 2009-10-29 Panasonic Corp マルチプロセッサシステムおよびマルチプロセッサシステムの割込み制御方法
US20100088446A1 (en) * 2008-10-06 2010-04-08 Texas Instruments Incorporated Prioritizing interrupt controller
US7849247B2 (en) * 2008-10-14 2010-12-07 Freescale Semiconductor, Inc. Interrupt controller for accelerated interrupt handling in a data processing system and method thereof
US9448964B2 (en) 2009-05-04 2016-09-20 Cypress Semiconductor Corporation Autonomous control in a programmable system
US8312195B2 (en) * 2010-02-18 2012-11-13 Red Hat, Inc. Managing interrupts using a preferred binding between a device generating interrupts and a CPU
JP2012009063A (ja) * 2011-09-05 2012-01-12 Intel Corp 中央化された割り込みコントローラ
JP5710712B2 (ja) * 2013-08-22 2015-04-30 インテル コーポレイション 中央化された割り込みコントローラ
US9563588B1 (en) 2014-01-29 2017-02-07 Google Inc. OS bypass inter-processor interrupt delivery mechanism
US10459759B2 (en) 2015-08-26 2019-10-29 Netapp, Inc. Migration between CPU cores
US9910700B2 (en) * 2015-08-26 2018-03-06 Netapp, Inc. Migration between CPU cores
CN111506530A (zh) * 2019-01-30 2020-08-07 智原科技股份有限公司 中断管理系统及其管理方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01255040A (ja) * 1988-04-04 1989-10-11 Fujitsu Ltd 割込みマスク回路
KR940001878B1 (ko) * 1990-03-08 1994-03-10 가부시끼가이샤 히다찌세이사꾸쇼 멀티 프로세서시스템 및 인터럽션 제어장치
US5125093A (en) * 1990-08-14 1992-06-23 Nexgen Microsystems Interrupt control for multiprocessor computer system
KR930001365B1 (ko) * 1990-11-30 1993-02-27 현대전자 산업주식회사 콤팩트 디스크 플레이에서의 트랙 점프방법
US5506997A (en) * 1994-01-28 1996-04-09 Compaq Computer Corp. Device for mapping a set of interrupt signals generated on a first type bus to a set of interrupt signals defined by a second type bus and combing the mapped interrupt signals with a set of interrupt signals of the second type bus
US5530891A (en) * 1994-05-31 1996-06-25 Advanced Micro Devices System management interrupt mechanism within a symmetrical multiprocessing system

Also Published As

Publication number Publication date
EP0737923A1 (de) 1996-10-16
DE69613423T2 (de) 2002-05-02
JP3570810B2 (ja) 2004-09-29
JPH0916533A (ja) 1997-01-17
KR960035261A (ko) 1996-10-24
KR100399385B1 (ko) 2004-02-05
US5721931A (en) 1998-02-24
ATE202425T1 (de) 2001-07-15
EP0737923B1 (de) 2001-06-20

Similar Documents

Publication Publication Date Title
DE69613423T2 (de) Unterbrechungssystem in einem Mikroprozessor
AU6394686A (en) Interrupt handling in a multiprocessor computing system
EP0827084A3 (de) Verfahren und Vorrichtung zur Unterbrechungsverteilung in einem symmetrischen Mehrprozessorsystem
AU5801294A (en) An apparatus for executing a plurality of program segments having different object code types in a single program or processor environment
CA2179397A1 (en) A multiprocessor programmable interrupt controller system with processor-integrated interrupt controllers
ES8603095A1 (es) Una disposicion de arquitectura de linea general interna para una instalacion de calculo electronico digital de alta velocidad
ES2004366A6 (es) Unidad de arbitraje y metodo para arbitrar acceso a una linea general de datos y sistema de proceso de datos correspondiente.
ATE218225T1 (de) Multiprozessorsystem mit mehrfachen befehlsquellen
JPS5672752A (en) Controller for occupation of common bus line
EP0811924A3 (de) Busarbitrierung
CA2006936A1 (fr) Procede de deblocage d'un systeme multiprocesseurs multibus
DE69032865T2 (de) Gezielte Rücksetzungen in einem Datenprozessor
CA2145553A1 (en) Multi-Processor System Including Priority Arbitrator for Arbitrating Request Issued from Processors
JPS5776625A (en) Queuing control system
DE69739841D1 (de) Reduktion von elektromagnetischer emission
JPS6448154A (en) Bus arbitrating circuit with timeout monitor
SE9300156D0 (sv) An arrangement for a computer system
JPS55112624A (en) Diagnosis unit for input and output bus and input and output device
JPS5271147A (en) Common panel control system for data processing unit
JPS51113431A (en) Coupling control system between input-output buses
JPS57117057A (en) Common memory system
JPS59135526A (ja) デ−タ入力制御方式
JPS6459434A (en) Input/output control system for virtual computer
JPS6365574A (ja) 認識処理装置
EP0278263A3 (de) Mehrfachbus-Direktspeicherzugriffssteuerungsgerät

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: GLOBALFOUNDRIES INC. MAPLES CORPORATE SERVICES, KY