DE69609921T2 - Herstellungsverfahren einer halbleiteranordnung geeignet zur oberflächenmontage - Google Patents
Herstellungsverfahren einer halbleiteranordnung geeignet zur oberflächenmontageInfo
- Publication number
- DE69609921T2 DE69609921T2 DE69609921T DE69609921T DE69609921T2 DE 69609921 T2 DE69609921 T2 DE 69609921T2 DE 69609921 T DE69609921 T DE 69609921T DE 69609921 T DE69609921 T DE 69609921T DE 69609921 T2 DE69609921 T2 DE 69609921T2
- Authority
- DE
- Germany
- Prior art keywords
- manufacturing
- surface mounting
- semiconductor arrangement
- arrangement suitable
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 239000004065 semiconductor Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/37001—Core members of the connector
- H01L2224/37099—Material
- H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/37138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/37147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/3754—Coating
- H01L2224/37599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/40137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/848—Bonding techniques
- H01L2224/84801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
- H01L2924/12036—PN diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1301—Thyristor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Wire Bonding (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP95201234 | 1995-05-12 | ||
PCT/IB1996/000408 WO1996036071A2 (en) | 1995-05-12 | 1996-05-07 | Method of manufacturing a semiconductor device suitable for surface mounting |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69609921D1 DE69609921D1 (de) | 2000-09-28 |
DE69609921T2 true DE69609921T2 (de) | 2001-03-15 |
Family
ID=8220286
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69609921T Expired - Lifetime DE69609921T2 (de) | 1995-05-12 | 1996-05-07 | Herstellungsverfahren einer halbleiteranordnung geeignet zur oberflächenmontage |
Country Status (8)
Country | Link |
---|---|
US (1) | US5712197A (de) |
EP (1) | EP0770266B1 (de) |
JP (1) | JP4129842B2 (de) |
CN (1) | CN1155996C (de) |
DE (1) | DE69609921T2 (de) |
MY (1) | MY132219A (de) |
TW (1) | TW302595B (de) |
WO (1) | WO1996036071A2 (de) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5990490A (en) * | 1998-06-29 | 1999-11-23 | Miracle Technology Co., Ltd. | Optical electronic IC capable of photo detection |
US6008535A (en) * | 1998-09-17 | 1999-12-28 | Advanced Ceramic X Corp. | Method of making a semiconductor diode from laminated ceramic tape |
US6159771A (en) * | 1999-07-27 | 2000-12-12 | Smtek Inc. | Method of manufacturing diodes |
US20070117268A1 (en) * | 2005-11-23 | 2007-05-24 | Baker Hughes, Inc. | Ball grid attachment |
TW200836315A (en) * | 2007-02-16 | 2008-09-01 | Richtek Techohnology Corp | Electronic package structure and method thereof |
EP2242094A1 (de) | 2009-04-17 | 2010-10-20 | Nxp B.V. | Folie und Verfahren für eine Verbindung auf Basis dieser Folie sowie ein daraus resultierendes Gehäuse |
CN103824784B (zh) * | 2010-05-05 | 2016-10-12 | 万国半导体有限公司 | 用连接片实现连接的半导体封装的方法 |
TWI559576B (zh) * | 2013-11-05 | 2016-11-21 | Sfi Electronics Technology Inc | A chip type diode package element and its manufacturing method |
TWI651830B (zh) * | 2015-02-17 | 2019-02-21 | 立昌先進科技股份有限公司 | 多功能小型化表面黏著型電子元件及其製法 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3148778A1 (de) * | 1981-05-21 | 1982-12-09 | Resista Fabrik elektrischer Widerstände GmbH, 8300 Landshut | Bauelemente in chip-bauweise und verfahren zu dessen herstellung |
JPS59143348A (ja) * | 1983-02-07 | 1984-08-16 | Hitachi Ltd | 電子部品 |
JPS60145525A (ja) * | 1984-01-10 | 1985-08-01 | Canon Inc | 磁気記録媒体 |
US4660127A (en) * | 1985-12-17 | 1987-04-21 | North American Philips Corporation | Fail-safe lead configuration for polar SMD components |
KR960006710B1 (ko) * | 1987-02-25 | 1996-05-22 | 가부시기가이샤 히다찌세이사꾸쇼 | 면실장형 반도체집적회로장치 및 그 제조방법과 그 실장방법 |
AU8519891A (en) * | 1990-08-01 | 1992-03-02 | Staktek Corporation | Ultra high density integrated circuit packages, method and apparatus |
US5281849A (en) * | 1991-05-07 | 1994-01-25 | Singh Deo Narendra N | Semiconductor package with segmented lead frame |
KR970002140B1 (ko) * | 1993-12-27 | 1997-02-24 | 엘지반도체 주식회사 | 반도체 소자, 패키지 방법, 및 리드테이프 |
US5478402A (en) * | 1994-02-17 | 1995-12-26 | Ase Americas, Inc. | Solar cell modules and method of making same |
US5550086A (en) * | 1995-12-27 | 1996-08-27 | Tai; George | Ceramic chip form semiconductor diode fabrication method |
-
1996
- 1996-05-07 WO PCT/IB1996/000408 patent/WO1996036071A2/en active IP Right Grant
- 1996-05-07 DE DE69609921T patent/DE69609921T2/de not_active Expired - Lifetime
- 1996-05-07 EP EP96910160A patent/EP0770266B1/de not_active Expired - Lifetime
- 1996-05-07 JP JP53391396A patent/JP4129842B2/ja not_active Expired - Fee Related
- 1996-05-07 CN CNB961904887A patent/CN1155996C/zh not_active Expired - Fee Related
- 1996-05-10 MY MYPI96001779A patent/MY132219A/en unknown
- 1996-05-13 US US08/645,436 patent/US5712197A/en not_active Expired - Lifetime
- 1996-05-15 TW TW085105741A patent/TW302595B/zh active
Also Published As
Publication number | Publication date |
---|---|
EP0770266A2 (de) | 1997-05-02 |
TW302595B (de) | 1997-04-11 |
JPH10503329A (ja) | 1998-03-24 |
CN1155996C (zh) | 2004-06-30 |
US5712197A (en) | 1998-01-27 |
WO1996036071A2 (en) | 1996-11-14 |
JP4129842B2 (ja) | 2008-08-06 |
MY132219A (en) | 2007-09-28 |
DE69609921D1 (de) | 2000-09-28 |
EP0770266B1 (de) | 2000-08-23 |
WO1996036071A3 (en) | 1997-01-30 |
CN1157057A (zh) | 1997-08-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69418302D1 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung mit ebener Oberfläche | |
DE69841235D1 (de) | Verfahren zur Herstellung einer oberflächenemittierenden Halbleitervorrichtung | |
DE69634289D1 (de) | Herstellungsverfahren einer Halbleitervorrichtung | |
DE69631233D1 (de) | Verfahren zur Herstellung eines Halbleitersubstrats | |
DE69621723T2 (de) | Verfahren zur Herstellung einer Schicht | |
DE69528611D1 (de) | Verfahren zur Herstellung eines Halbleitersubstrates | |
DE69515926D1 (de) | Verfahren zur Züchtung einer Halbleiterverbindungsschicht | |
DE69634194D1 (de) | Verfahren zur bearbeitung einer oberfläche | |
DE69534709D1 (de) | Herstellungsverfahren einer Halbleiteranordnung | |
DE69730940D1 (de) | Verfahren zur herstellung einer halbleiteranordnung | |
DE69636338D1 (de) | Verfahren zur herstellung einer halbleitervorrichtung | |
DE69503532D1 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung | |
DE69421592T2 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung | |
DE69527344T2 (de) | Verfahren zur Herstellung einer Halbleiterverbindungsstruktur | |
DE69501832T2 (de) | Verfahren zur Herstellung einer Nockenwelle | |
DE59800920D1 (de) | Verfahren zur Herstellung einer Halbleiterscheibe | |
DE69410137T2 (de) | Verfahren zur Herstellung einer chalkopyrit-Halbleiterschicht | |
DE69520538D1 (de) | Verfahren zur Herstellung einer dünnen polykristallinen Halbleiterschicht | |
DE69524730D1 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung für Mikrowellen | |
DE59608481D1 (de) | Verfahren zur Herstellung einer Halbleiteranordnung mit Kondensator | |
DE69609921T2 (de) | Herstellungsverfahren einer halbleiteranordnung geeignet zur oberflächenmontage | |
DE69615642D1 (de) | Verfahren zur Herstellung einer Halbleiteranordnung | |
DE69719403T2 (de) | Verfahren zur Herstellung einer Verbindungshalbleiterschicht | |
DE69811800D1 (de) | Verfahren zur Ablagerung einer dielektrischen Ta2O5-Schicht | |
DE59602849D1 (de) | Verfahren zur Herstellung einer epitaktisch beschichteten Halbleiterscheibe |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8328 | Change in the person/name/address of the agent |
Representative=s name: EISENFUEHR, SPEISER & PARTNER, 10178 BERLIN |
|
8327 | Change in the person/name/address of the patent owner |
Owner name: NXP B.V., EINDHOVEN, NL |