DE69130316D1 - Rauscharme Bi-CMOS Ausgangspufferschaltung - Google Patents

Rauscharme Bi-CMOS Ausgangspufferschaltung

Info

Publication number
DE69130316D1
DE69130316D1 DE69130316T DE69130316T DE69130316D1 DE 69130316 D1 DE69130316 D1 DE 69130316D1 DE 69130316 T DE69130316 T DE 69130316T DE 69130316 T DE69130316 T DE 69130316T DE 69130316 D1 DE69130316 D1 DE 69130316D1
Authority
DE
Germany
Prior art keywords
output buffer
low noise
buffer circuit
cmos output
cmos
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69130316T
Other languages
English (en)
Other versions
DE69130316T2 (de
Inventor
Masahiro Kimura
Kenji Matsuo
Ikuo Tsuchiya
Masayo Fukuda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Toshiba Electronic Device Solutions Corp
Original Assignee
Toshiba Corp
Toshiba Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Toshiba Microelectronics Corp filed Critical Toshiba Corp
Application granted granted Critical
Publication of DE69130316D1 publication Critical patent/DE69130316D1/de
Publication of DE69130316T2 publication Critical patent/DE69130316T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003Modifications for increasing the reliability for protection
    • H03K19/00346Modifications for eliminating interference or parasitic voltages or currents
    • H03K19/00353Modifications for eliminating interference or parasitic voltages or currents in bipolar transistor circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Bipolar Transistors (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
DE69130316T 1990-07-31 1991-07-31 Rauscharme Bi-CMOS Ausgangspufferschaltung Expired - Lifetime DE69130316T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2203564A JP2635805B2 (ja) 1990-07-31 1990-07-31 低ノイズ型出力バッファ回路

Publications (2)

Publication Number Publication Date
DE69130316D1 true DE69130316D1 (de) 1998-11-12
DE69130316T2 DE69130316T2 (de) 1999-03-25

Family

ID=16476225

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69130316T Expired - Lifetime DE69130316T2 (de) 1990-07-31 1991-07-31 Rauscharme Bi-CMOS Ausgangspufferschaltung

Country Status (5)

Country Link
US (1) US5146120A (de)
EP (1) EP0470500B1 (de)
JP (1) JP2635805B2 (de)
KR (1) KR920003659A (de)
DE (1) DE69130316T2 (de)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0555905A (ja) * 1991-08-27 1993-03-05 Nec Corp Cmos論理ゲート
JP2717740B2 (ja) * 1991-08-30 1998-02-25 三菱電機株式会社 半導体集積回路装置
US5355030A (en) * 1992-12-04 1994-10-11 International Business Machines Corporation Low voltage BICMOS logic switching circuit
JPH06326596A (ja) * 1993-03-17 1994-11-25 Fujitsu Ltd Bi−CMOS回路
JP4693137B2 (ja) * 2004-07-30 2011-06-01 国立大学法人東京工業大学 圧力微分計
JP4720827B2 (ja) * 2005-07-11 2011-07-13 パナソニック株式会社 基板接続部材および接続構造体

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4547686A (en) * 1983-09-30 1985-10-15 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Hybrid power semiconductor switch
JPS62114326A (ja) * 1985-11-13 1987-05-26 Nec Corp 論理回路
JPH0681029B2 (ja) * 1985-12-27 1994-10-12 株式会社東芝 出力回路装置
JPS63240128A (ja) * 1987-03-27 1988-10-05 Toshiba Corp 論理回路
JP2621248B2 (ja) * 1987-11-12 1997-06-18 株式会社日立製作所 半導体集積回路装置
US4972104A (en) * 1988-06-03 1990-11-20 Fairchild Semiconductor Corporation TTL totem pole anti-simultaneous conduction circuit
JPH0752829B2 (ja) * 1989-09-13 1995-06-05 株式会社東芝 出力回路
JPH03295314A (ja) * 1990-04-13 1991-12-26 Hitachi Ltd Bi―CMOS論理回路

Also Published As

Publication number Publication date
JPH0488667A (ja) 1992-03-23
DE69130316T2 (de) 1999-03-25
KR920003659A (ko) 1992-02-29
EP0470500A1 (de) 1992-02-12
US5146120A (en) 1992-09-08
JP2635805B2 (ja) 1997-07-30
EP0470500B1 (de) 1998-10-07

Similar Documents

Publication Publication Date Title
DE68912277D1 (de) Ausgangspufferschaltung.
DE69118953D1 (de) Pufferschaltung
DE69412667D1 (de) Überspannungstolerante Ausgangspufferschaltung
DE69117553D1 (de) Ausgangsschaltung
KR960012467A (ko) 출력신호 노이즈가 저감된 신호출력회로
DE69216773D1 (de) Ausgangspufferschaltung
DE69225508D1 (de) Ausgangsschaltung
DE69317213D1 (de) Ausgangspufferschaltungen
DE69110934D1 (de) Rauschreduktionsschaltung.
DE69717893D1 (de) Ausgangpufferschaltung
DE69515407D1 (de) Ausgangspufferschaltung
DE69229315D1 (de) Ausgangs-Schaltkreis
DE69107155D1 (de) Rauschformerschaltung.
DE69224572D1 (de) Geregelte BICMOS-Ausgangspufferschaltung
DE69223676D1 (de) Ausgangspufferschaltung
KR920020464U (ko) 잡음제거회로
DE69130316D1 (de) Rauscharme Bi-CMOS Ausgangspufferschaltung
DE69120097D1 (de) MOS-Ausgangsschaltung
DE3751591D1 (de) Ausgangspufferschaltung.
GB2293065B (en) Output buffer circuit having low noise characteristics
DE69110999D1 (de) Dynamische Pufferschaltung.
DE69208922D1 (de) Rauschformerschaltung
KR910019099U (ko) 풀 레벨 출력 버퍼회로
KR940021417U (ko) 출력 버퍼회로
KR930005786U (ko) 씨모스 출력버퍼회로

Legal Events

Date Code Title Description
8364 No opposition during term of opposition