DE69030863D1 - Halbleiterspeicheranordnung - Google Patents

Halbleiterspeicheranordnung

Info

Publication number
DE69030863D1
DE69030863D1 DE69030863T DE69030863T DE69030863D1 DE 69030863 D1 DE69030863 D1 DE 69030863D1 DE 69030863 T DE69030863 T DE 69030863T DE 69030863 T DE69030863 T DE 69030863T DE 69030863 D1 DE69030863 D1 DE 69030863D1
Authority
DE
Germany
Prior art keywords
memory device
semiconductor memory
semiconductor
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69030863T
Other languages
English (en)
Other versions
DE69030863T2 (de
Inventor
Kenji Komatsu
Teruyuki Hiyoshi
Tohru Yoshikawa
Kaoru Nakagawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Toshiba Electronic Device Solutions Corp
Original Assignee
Toshiba Corp
Toshiba Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Toshiba Microelectronics Corp filed Critical Toshiba Corp
Application granted granted Critical
Publication of DE69030863D1 publication Critical patent/DE69030863D1/de
Publication of DE69030863T2 publication Critical patent/DE69030863T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1057Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by group G11C11/00
    • G11C5/14Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/147Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2207/00Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/10Aspects relating to interfaces of memory device to external buses
    • G11C2207/108Wide data ports

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Dram (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
DE69030863T 1989-11-10 1990-11-09 Halbleiterspeicheranordnung Expired - Fee Related DE69030863T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1292996A JPH0693484B2 (ja) 1989-11-10 1989-11-10 半導体集積回路

Publications (2)

Publication Number Publication Date
DE69030863D1 true DE69030863D1 (de) 1997-07-10
DE69030863T2 DE69030863T2 (de) 1997-11-06

Family

ID=17789127

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69030863T Expired - Fee Related DE69030863T2 (de) 1989-11-10 1990-11-09 Halbleiterspeicheranordnung

Country Status (5)

Country Link
US (1) US5173875A (de)
EP (1) EP0427284B1 (de)
JP (1) JPH0693484B2 (de)
KR (1) KR930010104B1 (de)
DE (1) DE69030863T2 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5321658A (en) * 1990-05-31 1994-06-14 Oki Electric Industry Co., Ltd. Semiconductor memory device being coupled by auxiliary power lines to a main power line
KR100231393B1 (ko) * 1991-04-18 1999-11-15 나시모토 류조 반도체집적회로장치
JP3236105B2 (ja) * 1993-03-17 2001-12-10 富士通株式会社 不揮発性半導体記憶装置及びその動作試験方法
KR0170906B1 (ko) * 1995-11-01 1999-03-30 김주용 반도체 기억장치의 파워라인 커플링 방지 회로
JP2002208275A (ja) * 2001-01-11 2002-07-26 Matsushita Electric Ind Co Ltd 半導体集積回路およびその検査方法
KR100562497B1 (ko) * 2003-01-22 2006-03-21 삼성전자주식회사 디커플링 커패시터를 포함하는 반도체 메모리 장치
KR101211683B1 (ko) * 2008-12-31 2012-12-12 에스케이하이닉스 주식회사 반도체 집적회로

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3621302A (en) * 1969-01-15 1971-11-16 Ibm Monolithic-integrated semiconductor array having reduced power consumption
JPS59169166A (ja) * 1983-03-16 1984-09-25 Hitachi Ltd 半導体装置
US4727518A (en) * 1984-02-17 1988-02-23 Intel Corporation Apparatus for limiting minority carrier injection in CMOS memories
JPH02303153A (ja) * 1989-05-18 1990-12-17 Seiko Epson Corp 半導体集積回路
US5045726A (en) * 1990-05-16 1991-09-03 North American Philips Corporation Low power programming circuit for user programmable digital logic array

Also Published As

Publication number Publication date
KR930010104B1 (ko) 1993-10-14
JPH03153066A (ja) 1991-07-01
DE69030863T2 (de) 1997-11-06
EP0427284B1 (de) 1997-06-04
KR910010705A (ko) 1991-06-29
JPH0693484B2 (ja) 1994-11-16
US5173875A (en) 1992-12-22
EP0427284A3 (en) 1992-03-04
EP0427284A2 (de) 1991-05-15

Similar Documents

Publication Publication Date Title
DE69024851D1 (de) Halbleiterspeicheranordnung
DE69027065D1 (de) Halbleiterspeicheranordnung
DE68926811D1 (de) Halbleiterspeicheranordnung
KR900012278A (ko) 반도체 기억장치
DE69123666D1 (de) Halbleiterspeicheranordnung
KR900015160A (ko) 반도체 기억장치
DE69125206D1 (de) Halbleiterspeicheranordnung
DE69022537D1 (de) Halbleiterspeicheranordnung.
DE69123379D1 (de) Halbleiterspeichervorrichtung
DE69121801D1 (de) Halbleiterspeicheranordnung
DE69027953D1 (de) Halbleiterspeichervorrichtung
DE68926124D1 (de) Halbleiterspeicheranordnung
DE69030914D1 (de) Halbleiterspeicheranordnung
DE69017518D1 (de) Halbleiterspeicheranordnung.
DE69031847D1 (de) Halbleiterspeicherbauteil
KR900012280A (ko) 반도체기억장치
DE69024112D1 (de) Halbleiterspeicheranordnung
DE69125339D1 (de) Halbleiterspeicheranordnung
DE69024167D1 (de) Halbleiterspeicheranordnung
DE69027085D1 (de) Halbleiterspeicheranordnung
DE69123294D1 (de) Halbleiterspeicheranordnung
KR900012282A (ko) 반도체기억장치
DE69027895D1 (de) Halbleiterspeicher
DE69124286D1 (de) Halbleiterspeicheranordnung
KR900008675A (ko) 반도체기억장치

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee