DE69019551D1 - Speicheranordnungen. - Google Patents

Speicheranordnungen.

Info

Publication number
DE69019551D1
DE69019551D1 DE69019551T DE69019551T DE69019551D1 DE 69019551 D1 DE69019551 D1 DE 69019551D1 DE 69019551 T DE69019551 T DE 69019551T DE 69019551 T DE69019551 T DE 69019551T DE 69019551 D1 DE69019551 D1 DE 69019551D1
Authority
DE
Germany
Prior art keywords
storage arrays
arrays
storage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69019551T
Other languages
English (en)
Other versions
DE69019551T2 (de
Inventor
Hiroyuki Suzuki
Shigeo Araki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP1039039A external-priority patent/JPH02218092A/ja
Priority claimed from JP1039410A external-priority patent/JPH02220294A/ja
Application filed by Sony Corp filed Critical Sony Corp
Publication of DE69019551D1 publication Critical patent/DE69019551D1/de
Application granted granted Critical
Publication of DE69019551T2 publication Critical patent/DE69019551T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1048—Data bus control circuits, e.g. precharging, presetting, equalising
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
    • G11C11/419—Read-write [R-W] circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Static Random-Access Memory (AREA)
  • Read Only Memory (AREA)
  • Dram (AREA)
DE69019551T 1989-02-18 1990-02-16 Speicheranordnungen. Expired - Fee Related DE69019551T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP1039039A JPH02218092A (ja) 1989-02-18 1989-02-18 半導体メモリ装置
JP1039410A JPH02220294A (ja) 1989-02-21 1989-02-21 半導体装置における出力回路

Publications (2)

Publication Number Publication Date
DE69019551D1 true DE69019551D1 (de) 1995-06-29
DE69019551T2 DE69019551T2 (de) 1995-09-21

Family

ID=26378351

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69019551T Expired - Fee Related DE69019551T2 (de) 1989-02-18 1990-02-16 Speicheranordnungen.

Country Status (3)

Country Link
US (1) US4996671A (de)
EP (2) EP0384673B1 (de)
DE (1) DE69019551T2 (de)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2892757B2 (ja) * 1990-03-23 1999-05-17 三菱電機株式会社 半導体集積回路装置
IT1240012B (it) * 1990-04-27 1993-11-27 St Microelectronics Srl Stadio d'uscita dati, del tipo cosiddetto buffer,a ridotto rumore verso massa per circuiti logici di tipo cmos
KR930003929B1 (ko) * 1990-08-09 1993-05-15 삼성전자 주식회사 데이타 출력버퍼
JP2987193B2 (ja) * 1990-11-20 1999-12-06 富士通株式会社 半導体記憶装置
US5155702A (en) * 1990-11-30 1992-10-13 Samsung Electronics Co., Ltd. Semiconductor memory device
JP2781080B2 (ja) * 1991-04-09 1998-07-30 三菱電機株式会社 ランダムアクセスメモリ
KR940001644B1 (ko) * 1991-05-24 1994-02-28 삼성전자 주식회사 메모리 장치의 입출력 라인 프리차아지 방법
KR940008296B1 (ko) * 1991-06-19 1994-09-10 삼성전자 주식회사 고속 센싱동작을 수행하는 센스앰프
JP2743653B2 (ja) * 1991-09-20 1998-04-22 富士通株式会社 半導体記憶装置
EP0547890A3 (en) * 1991-12-17 1993-12-08 Sgs Thomson Microelectronics A read/write memory with interlocked write control
JP2865469B2 (ja) * 1992-01-24 1999-03-08 三菱電機株式会社 半導体メモリ装置
US5422848A (en) * 1992-07-06 1995-06-06 Motorola Inc. ECL-to-CMOS buffer having a single-sided delay
KR940016288A (ko) * 1992-12-25 1994-07-22 오가 노리오 반도체메모리 및 그 선별방법
JP3358030B2 (ja) * 1993-01-22 2002-12-16 日本テキサス・インスツルメンツ株式会社 半導体メモリ装置及びその初期化方法
KR0124141B1 (ko) * 1994-12-29 1998-10-01 김광호 반도체 메모리장치의 데이타 출력 버퍼회로
JP3609868B2 (ja) * 1995-05-30 2005-01-12 株式会社ルネサステクノロジ スタティック型半導体記憶装置
DE69630658T2 (de) * 1995-07-07 2004-10-07 Seiko Epson Corp Ausgangsschaltung und elektronische vorrichtung damit
KR970029803A (ko) * 1995-11-03 1997-06-26 김광호 반도체 메모리장치의 프리차지 회로
KR0177763B1 (ko) * 1995-11-13 1999-04-15 김광호 비트라인 프리차아지회로
JP3225813B2 (ja) * 1995-11-20 2001-11-05 富士通株式会社 半導体記憶装置
KR0172345B1 (ko) * 1995-11-27 1999-03-30 김광호 반도체 메모리 장치의 하이퍼 페이지 모드의 데이터 출력신호 제어회로
US5633603A (en) * 1995-12-26 1997-05-27 Hyundai Electronics Industries Co., Ltd. Data output buffer using pass transistors biased with a reference voltage and a precharged data input
US5689200A (en) * 1996-07-17 1997-11-18 Etron Technology, Inc. High speed glitch-free transition detection circuit with disable control
US5732036A (en) * 1997-02-14 1998-03-24 Micron Technology, Inc. Memory device communication line control
US5940337A (en) * 1997-10-23 1999-08-17 Integrated Silicon Solution, Inc. Method and apparatus for controlling memory address hold time
JPH11232873A (ja) * 1998-02-06 1999-08-27 Nec Corp 半導体記憶装置
US5999469A (en) * 1998-03-04 1999-12-07 Lsi Logic Corporation Sense time reduction using midlevel precharge
US6028801A (en) * 1998-06-29 2000-02-22 Conexant Systems, Inc. High speed sensing of dual port static RAM cell
JP4330516B2 (ja) * 2004-08-04 2009-09-16 パナソニック株式会社 半導体記憶装置
GB2525904B (en) * 2014-05-08 2018-05-09 Surecore Ltd Memory unit
KR20180058478A (ko) * 2016-11-24 2018-06-01 에스케이하이닉스 주식회사 반도체 장치, 이를 포함하는 반도체 시스템 및 반도체 장치의 리드 및 라이트 동작 방법

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4355377A (en) * 1980-06-30 1982-10-19 Inmos Corporation Asynchronously equillibrated and pre-charged static ram
JPS5942690A (ja) * 1982-09-03 1984-03-09 Toshiba Corp 半導体記憶装置
JPS59178685A (ja) * 1983-03-30 1984-10-09 Toshiba Corp 半導体記憶回路
US4608667A (en) * 1984-05-18 1986-08-26 International Business Machines Corporation Dual mode logic circuit for a memory array
US4712194A (en) * 1984-06-08 1987-12-08 Matsushita Electric Industrial Co., Ltd. Static random access memory
JPS62214583A (ja) * 1986-03-14 1987-09-21 Sony Corp メモリの出力回路
JP2569538B2 (ja) * 1987-03-17 1997-01-08 ソニー株式会社 メモリ装置

Also Published As

Publication number Publication date
EP0608967A3 (de) 1994-08-24
EP0384673A2 (de) 1990-08-29
EP0384673A3 (de) 1992-07-15
US4996671A (en) 1991-02-26
EP0608967A2 (de) 1994-08-03
EP0384673B1 (de) 1995-05-24
DE69019551T2 (de) 1995-09-21

Similar Documents

Publication Publication Date Title
DE69019551D1 (de) Speicheranordnungen.
DE69002182D1 (de) Speicher.
DE3887324D1 (de) Speicheranordnung.
DE68906637D1 (de) Wafertraeger.
NO891283D0 (no) Soetemiddelblanding.
FI894631A0 (fi) Tillfaelliga skyddsytbelaeggningskompositioner.
FI895149A0 (fi) Automatisk packningsanordning foer rundbalar.
DE68921898D1 (de) Ringbinder.
NO891000L (no) Fenolformaldehyd-lim.
DE58902016D1 (de) Ablege-einrichtung.
DE3851241D1 (de) Speicheranordnung.
DE68909215D1 (de) Laseroszillator.
DE68915608D1 (de) Speicherarchitektur.
DE58904535D1 (de) Lagereinrichtung.
DE59003729D1 (de) Lagereinrichtung.
DE68902317D1 (de) Multiport-speicher.
FI895446A0 (fi) Substituerade oxadiaminobutaner.
DE68924860D1 (de) Erweiterte Speicheranordnung.
FI892398A (fi) Substituerade dibensotiofener.
DE3865192D1 (de) Speichereinheit.
FI893144A0 (fi) Substituerade azacyklohexylderivat.
FI894507A (fi) Passagerarfartyg.
DE3851601D1 (de) Speicheranordnung.
DE69020913D1 (de) Speicherdaten - Synthesizer.
DE3874923D1 (de) Speichereinheit.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee