DE3851241D1 - Speicheranordnung. - Google Patents

Speicheranordnung.

Info

Publication number
DE3851241D1
DE3851241D1 DE3851241T DE3851241T DE3851241D1 DE 3851241 D1 DE3851241 D1 DE 3851241D1 DE 3851241 T DE3851241 T DE 3851241T DE 3851241 T DE3851241 T DE 3851241T DE 3851241 D1 DE3851241 D1 DE 3851241D1
Authority
DE
Germany
Prior art keywords
storage arrangement
arrangement
storage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE3851241T
Other languages
English (en)
Other versions
DE3851241T2 (de
Inventor
Kanji Kubo
Akio Yamamoto
Katsumi Takeda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Application granted granted Critical
Publication of DE3851241D1 publication Critical patent/DE3851241D1/de
Publication of DE3851241T2 publication Critical patent/DE3851241T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0846—Cache with multiple tag or data arrays being simultaneously accessible
    • G06F12/0851—Cache with interleaved addressing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
DE3851241T 1987-02-18 1988-01-19 Speicheranordnung. Expired - Fee Related DE3851241T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62035357A JP2561261B2 (ja) 1987-02-18 1987-02-18 バッファ記憶アクセス方法

Publications (2)

Publication Number Publication Date
DE3851241D1 true DE3851241D1 (de) 1994-10-06
DE3851241T2 DE3851241T2 (de) 1994-12-15

Family

ID=12439626

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3851241T Expired - Fee Related DE3851241T2 (de) 1987-02-18 1988-01-19 Speicheranordnung.

Country Status (4)

Country Link
US (2) US4949244A (de)
EP (1) EP0279189B1 (de)
JP (1) JP2561261B2 (de)
DE (1) DE3851241T2 (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5276850A (en) * 1988-12-27 1994-01-04 Kabushiki Kaisha Toshiba Information processing apparatus with cache memory and a processor which generates a data block address and a plurality of data subblock addresses simultaneously
JPH077355B2 (ja) * 1988-12-27 1995-01-30 株式会社東芝 情報処理装置
US5182801A (en) * 1989-06-09 1993-01-26 Digital Equipment Corporation Apparatus and method for providing fast data transfer between multiple devices through dynamic reconfiguration of the memory space of the devices
JPH0740247B2 (ja) * 1989-06-20 1995-05-01 松下電器産業株式会社 キャッシュメモリ装置
JP2899986B2 (ja) * 1990-08-08 1999-06-02 株式会社日立製作所 データ格納方法，ベクトルデータバッファ装置およびベクトルデータ処理装置
US5581734A (en) * 1993-08-02 1996-12-03 International Business Machines Corporation Multiprocessor system with shared cache and data input/output circuitry for transferring data amount greater than system bus capacity
JPH10214225A (ja) * 1996-10-31 1998-08-11 Texas Instr Inc <Ti> キャッシュ読み出し時間を短縮したマイクロプロセッサ回路、システムおよび方法
US5924117A (en) * 1996-12-16 1999-07-13 International Business Machines Corporation Multi-ported and interleaved cache memory supporting multiple simultaneous accesses thereto
JPH1165871A (ja) * 1997-08-11 1999-03-09 Mitsubishi Electric Corp ワンチップクロック同期式メモリー装置
JP3793062B2 (ja) * 2001-09-27 2006-07-05 株式会社東芝 メモリ内蔵データ処理装置
JP4336848B2 (ja) 2004-11-10 2009-09-30 日本電気株式会社 マルチポートキャッシュメモリ及びマルチポートキャッシュメモリのアクセス制御方式
CN110730988B (zh) * 2017-06-02 2023-07-11 超极存储器股份有限公司 半导体模块
US11226909B2 (en) 2018-08-24 2022-01-18 Rambus Inc. DRAM interface mode with interruptible internal transfer operation

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5466727A (en) * 1977-11-07 1979-05-29 Fujitsu Ltd Access control system for buffer memory
US4371929A (en) * 1980-05-05 1983-02-01 Ibm Corporation Multiprocessor system with high density memory set architecture including partitionable cache store interface to shared disk drive memory
US4381541A (en) * 1980-08-28 1983-04-26 Sperry Corporation Buffer memory referencing system for two data words
JPS57105879A (en) * 1980-12-23 1982-07-01 Hitachi Ltd Control system for storage device
US4424561A (en) * 1980-12-31 1984-01-03 Honeywell Information Systems Inc. Odd/even bank structure for a cache memory
EP0055579B1 (de) * 1980-12-31 1991-03-20 Bull HN Information Systems Inc. Cache-Speicher mit Doppelwort-Zugriff
JPS58149548A (ja) * 1982-03-02 1983-09-05 Hitachi Ltd メモリ制御方式
JPS5948879A (ja) * 1982-09-10 1984-03-21 Hitachi Ltd 記憶制御方式
US4646737A (en) * 1983-06-13 1987-03-03 Laserscope, Inc. Localized heat applying medical device
US4646237A (en) * 1983-12-05 1987-02-24 Ncr Corporation Data handling system for handling data transfers between a cache memory and a main memory
US4695943A (en) * 1984-09-27 1987-09-22 Honeywell Information Systems Inc. Multiprocessor shared pipeline cache memory with split cycle and concurrent utilization

Also Published As

Publication number Publication date
EP0279189B1 (de) 1994-08-31
US5070444A (en) 1991-12-03
DE3851241T2 (de) 1994-12-15
EP0279189A2 (de) 1988-08-24
US4949244A (en) 1990-08-14
JP2561261B2 (ja) 1996-12-04
EP0279189A3 (en) 1990-08-22
JPS63201851A (ja) 1988-08-19

Similar Documents

Publication Publication Date Title
DE3887324D1 (de) Speicheranordnung.
DE3582141D1 (de) Speicheranordnung.
DE3875601D1 (de) Batterien.
FI883521A (fi) Polykarbonatjalusidoerr i horisontala sektioner.
FI880917A (fi) Luftstyrningsdysa foer torkpartiet i en snabbgaoende pappersmaskin.
FI880065A (fi) Foerfarande foer konferensfoerbindningar i datamaskinstyrda digitala telefonfoermedlingsanordningar.
DE3873388D1 (de) Cache-speicher.
DE3851241D1 (de) Speicheranordnung.
FI880853A0 (fi) Tappningsraenna foer sodasmaelta i en sodapanna.
DE3880010D1 (de) Lagereinrichtung.
DE3688024D1 (de) Speicheranordnung.
DE3582155D1 (de) Supraleitende speicheranordnung.
DE68924860D1 (de) Erweiterte Speicheranordnung.
DE3861543D1 (de) Knickstab-anordnung.
DE3782108D1 (de) Festwertspeicher.
FI872717A0 (fi) Maetanordning foer radongas i jordmaon.
FI871493A0 (fi) Banfoering i gruppmellanrummen i en maongcylindertork i en pappersmaskin.
NO883193L (no) Oppbevaringssystem.
DE3685080D1 (de) Speicheranordnung.
FI883353A (fi) Faeltavlaenkningskrets i en bilddisplayanordning.
DE3851601D1 (de) Speicheranordnung.
DE3874923D1 (de) Speichereinheit.
DE3850657D1 (de) Mediumspeicher.
FI870705A0 (fi) Reglerbar inloppslaoda i en pappersmaskin.
FI875690A0 (fi) Torkparti i en pappersmaskin.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee