DE68917006T2 - Methode zur Herstellung einer Schicht auf einem Substrat. - Google Patents

Methode zur Herstellung einer Schicht auf einem Substrat.

Info

Publication number
DE68917006T2
DE68917006T2 DE68917006T DE68917006T DE68917006T2 DE 68917006 T2 DE68917006 T2 DE 68917006T2 DE 68917006 T DE68917006 T DE 68917006T DE 68917006 T DE68917006 T DE 68917006T DE 68917006 T2 DE68917006 T2 DE 68917006T2
Authority
DE
Germany
Prior art keywords
oxidation
oxide layer
temperature
hcl
atmosphere
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE68917006T
Other languages
English (en)
Other versions
DE68917006D1 (de
Inventor
Effiong E Ibok
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of DE68917006D1 publication Critical patent/DE68917006D1/de
Application granted granted Critical
Publication of DE68917006T2 publication Critical patent/DE68917006T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158Making the insulator
    • H01L21/28167Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H01L21/28185Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation with a treatment, e.g. annealing, after the formation of the gate insulator and before the formation of the definitive gate conductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/0223Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
    • H01L21/02233Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
    • H01L21/02236Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
    • H01L21/02238Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor silicon in uncombined form, i.e. pure silicon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/02255Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by thermal treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158Making the insulator
    • H01L21/28167Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H01L21/28211Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation in a gaseous ambient using an oxygen or a water vapour, e.g. RTO, possibly through a layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314Inorganic layers
    • H01L21/316Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H01L21/3165Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation
    • H01L21/31654Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation of semiconductor materials, e.g. the body itself
    • H01L21/31658Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation of semiconductor materials, e.g. the body itself by thermal oxidation, e.g. of SiGe
    • H01L21/31662Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation of semiconductor materials, e.g. the body itself by thermal oxidation, e.g. of SiGe of silicon in uncombined form
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401Multistep manufacturing processes
    • H01L29/4011Multistep manufacturing processes for data storage electrodes
    • H01L29/40114Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
DE68917006T 1988-04-29 1989-04-18 Methode zur Herstellung einer Schicht auf einem Substrat. Expired - Fee Related DE68917006T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/187,738 US4894353A (en) 1988-04-29 1988-04-29 Method of fabricating passivated tunnel oxide

Publications (2)

Publication Number Publication Date
DE68917006D1 DE68917006D1 (de) 1994-09-01
DE68917006T2 true DE68917006T2 (de) 1995-01-19

Family

ID=22690255

Family Applications (1)

Application Number Title Priority Date Filing Date
DE68917006T Expired - Fee Related DE68917006T2 (de) 1988-04-29 1989-04-18 Methode zur Herstellung einer Schicht auf einem Substrat.

Country Status (6)

Country Link
US (1) US4894353A (de)
EP (1) EP0339852B1 (de)
JP (1) JP2911476B2 (de)
AT (1) ATE109307T1 (de)
DE (1) DE68917006T2 (de)
ES (1) ES2057113T3 (de)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE68925879T2 (de) * 1988-12-21 1996-10-02 At & T Corp Thermisches Oxydierungsverfahren mit verändertem Wachstum für dünne Oxide
JP2504558B2 (ja) * 1989-03-31 1996-06-05 日産自動車株式会社 熱酸化膜の形成方法
US5017979A (en) * 1989-04-28 1991-05-21 Nippondenso Co., Ltd. EEPROM semiconductor memory device
US6373093B2 (en) 1989-04-28 2002-04-16 Nippondenso Corporation Semiconductor memory device and method of manufacturing the same
US5057463A (en) * 1990-02-28 1991-10-15 Sgs-Thomson Microelectronics, Inc. Thin oxide structure and method
US6146135A (en) * 1991-08-19 2000-11-14 Tadahiro Ohmi Oxide film forming method
US5316981A (en) * 1992-10-09 1994-05-31 Advanced Micro Devices, Inc. Method for achieving a high quality thin oxide using a sacrificial oxide anneal
US5296411A (en) * 1993-04-28 1994-03-22 Advanced Micro Devices, Inc. Method for achieving an ultra-reliable thin oxide using a nitrogen anneal
US5498577A (en) * 1994-07-26 1996-03-12 Advanced Micro Devices, Inc. Method for fabricating thin oxides for a semiconductor technology
JP4001960B2 (ja) * 1995-11-03 2007-10-31 フリースケール セミコンダクター インコーポレイテッド 窒化酸化物誘電体層を有する半導体素子の製造方法
US5753311A (en) * 1996-10-01 1998-05-19 National Science Council Method for forming oxide layer
US6204124B1 (en) * 1998-03-23 2001-03-20 Texas Instruments - Acer Incorporated Method for forming high density nonvolatile memories with high capacitive-coupling ratio
US6235651B1 (en) * 1999-09-14 2001-05-22 Infineon Technologies North America Process for improving the thickness uniformity of a thin layer in semiconductor wafer fabrication
US7595967B1 (en) 2004-09-07 2009-09-29 Western Digital (Fremont), Llp Method for fabricating a spacer layer for a magnetoresistive element
US20080299780A1 (en) * 2007-06-01 2008-12-04 Uv Tech Systems, Inc. Method and apparatus for laser oxidation and reduction

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4911069A (de) * 1972-05-26 1974-01-31
US4139658A (en) * 1976-06-23 1979-02-13 Rca Corp. Process for manufacturing a radiation hardened oxide
JPS54125966A (en) * 1978-03-24 1979-09-29 Hitachi Ltd Defect elimination method for semiconductor wafer
JPS5662328A (en) * 1979-10-26 1981-05-28 Agency Of Ind Science & Technol Manufacturing of insulation membrane and insulation membrane-semiconductor interface
JPS56131935A (en) * 1980-03-19 1981-10-15 Sony Corp Heat treatment of semiconductor substrate
JPS56161646A (en) * 1980-05-19 1981-12-12 Fujitsu Ltd Manufacture of semiconductor device
DE3206376A1 (de) * 1982-02-22 1983-09-01 Siemens AG, 1000 Berlin und 8000 München Verfahren zur herstellung von siliziumoxidschichten
US4551910A (en) * 1984-11-27 1985-11-12 Intel Corporation MOS Isolation processing
US4784975A (en) * 1986-10-23 1988-11-15 International Business Machines Corporation Post-oxidation anneal of silicon dioxide
US4775642A (en) * 1987-02-02 1988-10-04 Motorola, Inc. Modified source/drain implants in a double-poly non-volatile memory process

Also Published As

Publication number Publication date
ES2057113T3 (es) 1994-10-16
JP2911476B2 (ja) 1999-06-23
ATE109307T1 (de) 1994-08-15
JPH0212971A (ja) 1990-01-17
EP0339852A3 (de) 1991-01-09
EP0339852A2 (de) 1989-11-02
DE68917006D1 (de) 1994-09-01
EP0339852B1 (de) 1994-07-27
US4894353A (en) 1990-01-16

Similar Documents

Publication Publication Date Title
DE68917006T2 (de) Methode zur Herstellung einer Schicht auf einem Substrat.
US6194327B1 (en) Rapid thermal etch and rapid thermal oxidation
ATE213095T1 (de) Verfahren zur herstellung von oxydschichten
US4214919A (en) Technique of growing thin silicon oxide films utilizing argon in the contact gas
DE69803076T2 (de) Verfahren zum einsatzhärten
US3890169A (en) Method of forming stable native oxide on gallium arsenide based compound semiconductors by combined drying and annealing
US4584205A (en) Method for growing an oxide layer on a silicon surface
JPS61230329A (ja) 半導体表面への酸化物薄膜の形成方法
JPS59202640A (ja) 半導体ウエハの処理方法
FR2371777A1 (fr) Procede de fabrication d'une barriere de diffusion en nitrure de silicium sur un substrat de semiconducteur, en particulier du type iii-v
KR0137550B1 (ko) 게이트 산화막 형성 방법
JPH04369216A (ja) 半導体基板への硼素拡散方法
JP2000232222A (ja) 半導体装置の製造方法
DE2616677A1 (de) Verfahren zur herstellung einer halbleitervorrichtung mit flacher oberflaeche
JPH02237025A (ja) 半導体装置の製造方法
JP2010080582A (ja) シリコンウェーハの製造方法
de Araujo et al. Selective Oxidation Using Ultrathin Nitrogen‐Rich Silicon Surface Layers Grown by Rapid Thermal Processing
KR100227641B1 (ko) 반도체 소자의 게이트 산화막 형성 방법
JPS58103122A (ja) 化合物半導体装置の製造方法
KR100248796B1 (ko) 반도체소자의 게이트산화막형성방법
JPH1027795A (ja) 半導体装置の製造方法
KR970003836B1 (ko) 반도체 소자의 게이트 산화막 형성방법
KR950011989B1 (ko) 게이트 산화막 형성방법
JPH07193060A (ja) 半導体装置における酸化層の製造方法
JPS62266831A (ja) 半導体装置の製造方法

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee