DE606451T1 - Logikzelle für feldprogrammierbares gatterfeld mit schaltbarer interner rückkopplung und schaltbarer kaskadierung von logikzellen. - Google Patents
Logikzelle für feldprogrammierbares gatterfeld mit schaltbarer interner rückkopplung und schaltbarer kaskadierung von logikzellen.Info
- Publication number
- DE606451T1 DE606451T1 DE0606451T DE93917290T DE606451T1 DE 606451 T1 DE606451 T1 DE 606451T1 DE 0606451 T DE0606451 T DE 0606451T DE 93917290 T DE93917290 T DE 93917290T DE 606451 T1 DE606451 T1 DE 606451T1
- Authority
- DE
- Germany
- Prior art keywords
- logic
- signal
- input
- output
- function
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000872 buffer Substances 0.000 claims 6
- 230000001276 controlling effect Effects 0.000 claims 3
- 238000005086 pumping Methods 0.000 claims 3
- 241000269627 Amphiuma means Species 0.000 claims 2
- 230000001105 regulatory effect Effects 0.000 claims 2
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17724—Structural details of logic blocks
- H03K19/17728—Reconfigurable logic blocks, e.g. lookup tables
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/1733—Controllable logic circuits
- H03K19/1735—Controllable logic circuits by wiring, e.g. uncommitted logic arrays
- H03K19/1736—Controllable logic circuits by wiring, e.g. uncommitted logic arrays in which the wiring can be modified
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
Landscapes
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US92230592A | 1992-07-29 | 1992-07-29 | |
PCT/US1993/006816 WO1994003978A1 (en) | 1992-07-29 | 1993-07-23 | Logic cell for field programmable gate array having optional internal feedback and optional cascade |
Publications (1)
Publication Number | Publication Date |
---|---|
DE606451T1 true DE606451T1 (de) | 1995-05-18 |
Family
ID=25446864
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE0606451T Pending DE606451T1 (de) | 1992-07-29 | 1993-07-23 | Logikzelle für feldprogrammierbares gatterfeld mit schaltbarer interner rückkopplung und schaltbarer kaskadierung von logikzellen. |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0606451A1 (ja) |
JP (1) | JPH07502637A (ja) |
DE (1) | DE606451T1 (ja) |
WO (1) | WO1994003978A1 (ja) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4871930A (en) * | 1988-05-05 | 1989-10-03 | Altera Corporation | Programmable logic device with array blocks connected via programmable interconnect |
-
1993
- 1993-07-23 WO PCT/US1993/006816 patent/WO1994003978A1/en not_active Application Discontinuation
- 1993-07-23 JP JP6505346A patent/JPH07502637A/ja active Pending
- 1993-07-23 EP EP93917290A patent/EP0606451A1/en not_active Withdrawn
- 1993-07-23 DE DE0606451T patent/DE606451T1/de active Pending
Also Published As
Publication number | Publication date |
---|---|
JPH07502637A (ja) | 1995-03-16 |
EP0606451A1 (en) | 1994-07-20 |
WO1994003978A1 (en) | 1994-02-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3888220T2 (de) | Datenausgabeschaltung. | |
DE68903141T2 (de) | Ausgangspuffer mit stabiler ausgangsspannung. | |
DE2252371A1 (de) | Schwellwert-verknuepfungsglied | |
DE69934388T2 (de) | Einstellbare Leistungstreiberschaltung und zugehöriges Einstellungsverfahren | |
DE2514462C3 (de) | Schaltungsanordnung zur Umwandlung eines Spannungspegels | |
DE69727880T2 (de) | Zwei-Moden Oszillatorschaltung | |
DE69635767T2 (de) | Cmos treiberschaltung | |
DE2855925C2 (de) | Logikschaltkreis | |
DE3616136C2 (ja) | ||
DE606451T1 (de) | Logikzelle für feldprogrammierbares gatterfeld mit schaltbarer interner rückkopplung und schaltbarer kaskadierung von logikzellen. | |
DE10164839B4 (de) | Ringoszillator | |
DE69918394T2 (de) | Begrenzungsschaltung für einen analogen Verstärker | |
DE3687992T2 (de) | TTL-Tristate-Ausgangsschaltung. | |
DE3854155T2 (de) | GaAs-Mesfet-Logik-Schaltungen mit Gegentakt-Ausgangspufferschaltungen. | |
DE3823088C2 (de) | Integrierte Schaltung in einem Kompaktbaustein mit sieben Anschlüssen | |
DE3880908T2 (de) | Emittergekoppelte logikschaltung. | |
EP0905892B1 (de) | RS-Flip-Flop mit Enable-Eingängen | |
DE2413147B2 (de) | Impulsformer | |
DE2327801A1 (de) | Anordnung zur gewinnung eines drehzahlsignals fuer eine elektronische kraftstoffeinspritzung | |
EP1189349A1 (de) | Parallelschaltung einer Mehrzahl von IGBTs | |
DE1282080C2 (de) | Transistorisierte inverterschaltung | |
DE60016527T2 (de) | Ein Inkrementierer / Dekrementierer mit verringerter Ausgangsbelastungsarchitektur | |
DE3786178T2 (de) | Schaltung zum angleichen der signalverzoegerungszeiten. | |
DE3436284C2 (ja) | ||
DE69120218T2 (de) | Frequenzteilerschaltung |