DE60233886D1 - Verfahren zur herstellung von zuverlässigen cu-zwischenverbindungen - Google Patents

Verfahren zur herstellung von zuverlässigen cu-zwischenverbindungen

Info

Publication number
DE60233886D1
DE60233886D1 DE60233886T DE60233886T DE60233886D1 DE 60233886 D1 DE60233886 D1 DE 60233886D1 DE 60233886 T DE60233886 T DE 60233886T DE 60233886 T DE60233886 T DE 60233886T DE 60233886 D1 DE60233886 D1 DE 60233886D1
Authority
DE
Germany
Prior art keywords
interconnections
producing reliable
reliable
producing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60233886T
Other languages
English (en)
Inventor
Minh Van Ngo
Arvind Halliyal
Eric Paton
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of DE60233886D1 publication Critical patent/DE60233886D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H01L21/76882—Reflowing or applying of pressure to better fill the contact hole
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
DE60233886T 2001-11-08 2002-11-08 Verfahren zur herstellung von zuverlässigen cu-zwischenverbindungen Expired - Lifetime DE60233886D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/986,267 US6727176B2 (en) 2001-11-08 2001-11-08 Method of forming reliable Cu interconnects
PCT/US2002/035964 WO2003041162A2 (en) 2001-11-08 2002-11-08 Method of forming reliable cu interconnects

Publications (1)

Publication Number Publication Date
DE60233886D1 true DE60233886D1 (de) 2009-11-12

Family

ID=25532252

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60233886T Expired - Lifetime DE60233886D1 (de) 2001-11-08 2002-11-08 Verfahren zur herstellung von zuverlässigen cu-zwischenverbindungen

Country Status (7)

Country Link
US (1) US6727176B2 (de)
EP (1) EP1442479B1 (de)
JP (1) JP2005509292A (de)
KR (1) KR100892403B1 (de)
CN (1) CN1582491A (de)
DE (1) DE60233886D1 (de)
WO (1) WO2003041162A2 (de)

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6737747B2 (en) * 2002-01-15 2004-05-18 International Business Machines Corporation Advanced BEOL interconnect structures with low-k PE CVD cap layer and method thereof
US7101788B2 (en) * 2002-02-28 2006-09-05 Texas Instruments Incorporated Semiconductor devices and methods of manufacturing such semiconductor devices
KR100455382B1 (ko) * 2002-03-12 2004-11-06 삼성전자주식회사 듀얼 다마신 구조를 가지는 반도체 소자의 금속 배선 형성방법
KR100465063B1 (ko) * 2002-04-01 2005-01-06 주식회사 하이닉스반도체 반도체 소자의 금속배선 형성방법
KR100483290B1 (ko) * 2002-12-14 2005-04-15 동부아남반도체 주식회사 반도체 소자의 제조 방법
US20050104072A1 (en) 2003-08-14 2005-05-19 Slater David B.Jr. Localized annealing of metal-silicon carbide ohmic contacts and devices so formed
DE102005020061B4 (de) * 2005-03-31 2016-12-01 Globalfoundries Inc. Technik zur Herstellung von Verbindungsstrukturen mit reduzierter Elektro- und Stressmigration und/oder geringerem Widerstand
US7375031B2 (en) 2005-04-29 2008-05-20 Advanced Micro Devices, Inc. Technique for forming interconnect structures with reduced electro and stress migration and/or resistivity
KR100702797B1 (ko) * 2005-12-09 2007-04-03 동부일렉트로닉스 주식회사 반도체소자의 구리배선막 형성방법
KR100734665B1 (ko) * 2005-12-20 2007-07-02 동부일렉트로닉스 주식회사 반도체소자의 구리배선 형성 방법
US7851343B2 (en) * 2007-06-14 2010-12-14 Cree, Inc. Methods of forming ohmic layers through ablation capping layers
US8304909B2 (en) * 2007-12-19 2012-11-06 Intel Corporation IC solder reflow method and materials
CN101996888B (zh) * 2009-08-20 2013-01-23 中芯国际集成电路制造(上海)有限公司 凸点的形成方法
US8927433B2 (en) * 2009-12-18 2015-01-06 Electronics And Telecommunications Research Institute Conductive via hole and method for forming conductive via hole
US8563095B2 (en) * 2010-03-15 2013-10-22 Applied Materials, Inc. Silicon nitride passivation layer for covering high aspect ratio features
KR101776926B1 (ko) 2010-09-07 2017-09-08 삼성전자주식회사 반도체 소자 및 그 제조 방법
US8404048B2 (en) * 2011-03-11 2013-03-26 Applied Materials, Inc. Off-angled heating of the underside of a substrate using a lamp assembly
US8232200B1 (en) * 2011-03-18 2012-07-31 International Business Machines Corporation Methods of forming integrated circuit devices having damascene interconnects therein with metal diffusion barrier layers and devices formed thereby
CN102732925A (zh) * 2011-04-15 2012-10-17 诺发系统有限公司 用于填充互连结构的方法及设备
US8575028B2 (en) 2011-04-15 2013-11-05 Novellus Systems, Inc. Method and apparatus for filling interconnect structures
CN102760685B (zh) * 2011-04-27 2015-01-21 中芯国际集成电路制造(上海)有限公司 铜互连线的刻蚀后处理方法
US8518818B2 (en) * 2011-09-16 2013-08-27 Taiwan Semiconductor Manufacturing Co., Ltd. Reverse damascene process
CN103311174A (zh) * 2012-03-07 2013-09-18 中芯国际集成电路制造(上海)有限公司 一种制作铜互连结构的方法
CN103426816B (zh) * 2012-04-26 2018-03-09 应用材料公司 用于高深宽比填充的半导体反流处理
KR20130121042A (ko) * 2012-04-26 2013-11-05 어플라이드 머티어리얼스, 인코포레이티드 피쳐 필을 위한 반도체 리플로우 프로세싱
US10665503B2 (en) 2012-04-26 2020-05-26 Applied Materials, Inc. Semiconductor reflow processing for feature fill
CN104584192B (zh) * 2012-08-30 2018-03-30 应用材料公司 反射沉积环和包括反射沉积环的基板处理室
US9847289B2 (en) * 2014-05-30 2017-12-19 Applied Materials, Inc. Protective via cap for improved interconnect performance
CN105244311B (zh) * 2014-07-08 2018-09-21 中芯国际集成电路制造(上海)有限公司 一种半导体器件及其制造方法、电子装置
US9412658B2 (en) * 2014-09-19 2016-08-09 International Business Machines Corporation Constrained nanosecond laser anneal of metal interconnect structures
US10014170B2 (en) 2015-05-14 2018-07-03 Lam Research Corporation Apparatus and method for electrodeposition of metals with the use of an ionically resistive ionically permeable element having spatially tailored resistivity
US9748173B1 (en) 2016-07-06 2017-08-29 International Business Machines Corporation Hybrid interconnects and method of forming the same
US10008418B2 (en) 2016-09-30 2018-06-26 Taiwan Semiconductor Manufacturing Co., Ltd. Method of semiconductor integrated circuit fabrication
KR102262292B1 (ko) * 2018-10-04 2021-06-08 (주)알엔알랩 반도체 디바이스 제조 방법
KR102208545B1 (ko) * 2018-10-04 2021-01-28 (주)알엔알랩 반도체 디바이스 제조 방법
JP6640391B2 (ja) * 2019-01-22 2020-02-05 ルネサスエレクトロニクス株式会社 半導体装置
US11222816B2 (en) * 2020-06-16 2022-01-11 Applied Materials, Inc. Methods and apparatus for semi-dynamic bottom up reflow
US11527437B2 (en) 2020-09-15 2022-12-13 Applied Materials, Inc. Methods and apparatus for intermixing layer for enhanced metal reflow
US20230215727A1 (en) * 2022-01-05 2023-07-06 Polar Semiconductor, Llc Forming passivation stack having etch stop layer

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0751566A3 (de) * 1995-06-30 1997-02-26 Ibm Metalldünnschichtbarriere für elektrische Verbindungen
US5789317A (en) 1996-04-12 1998-08-04 Micron Technology, Inc. Low temperature reflow method for filling high aspect ratio contacts
JP3463979B2 (ja) * 1997-07-08 2003-11-05 富士通株式会社 半導体装置の製造方法
JP3501265B2 (ja) 1997-10-30 2004-03-02 富士通株式会社 半導体装置の製造方法
EP1019954B1 (de) * 1998-02-04 2013-05-15 Applied Materials, Inc. Methode und Apparat für die Niedertemperaturbehandlung von elektroplattierten Kupfer-Mikrostrukturen für mikroelektronische Anordnungen
US6174810B1 (en) * 1998-04-06 2001-01-16 Motorola, Inc. Copper interconnect structure and method of formation
US6165894A (en) 1998-07-09 2000-12-26 Advanced Micro Devices, Inc. Method of reliably capping copper interconnects
US6368967B1 (en) * 2000-05-04 2002-04-09 Advanced Micro Devices, Inc. Method to control mechanical stress of copper interconnect line using post-plating copper anneal
US6261963B1 (en) * 2000-07-07 2001-07-17 Advanced Micro Devices, Inc. Reverse electroplating of barrier metal layer to improve electromigration performance in copper interconnect devices
US6391777B1 (en) * 2001-05-02 2002-05-21 Taiwan Semiconductor Manufacturing Company Two-stage Cu anneal to improve Cu damascene process
US6417100B1 (en) * 2001-06-04 2002-07-09 Advanced Micro Devices, Inc. Annealing ambient in integrated circuit interconnects

Also Published As

Publication number Publication date
EP1442479B1 (de) 2009-09-30
JP2005509292A (ja) 2005-04-07
US6727176B2 (en) 2004-04-27
WO2003041162A2 (en) 2003-05-15
CN1582491A (zh) 2005-02-16
KR20050056925A (ko) 2005-06-16
EP1442479A2 (de) 2004-08-04
KR100892403B1 (ko) 2009-04-10
WO2003041162A3 (en) 2003-09-04
US20030087522A1 (en) 2003-05-08

Similar Documents

Publication Publication Date Title
DE60233886D1 (de) Verfahren zur herstellung von zuverlässigen cu-zwischenverbindungen
DE60221399D1 (de) Verfahren zur herstellung von mitteldistillaten
ATE403641T1 (de) Verfahren zur herstellung von o- desmethylvenlafaxin
ATE468309T1 (de) Verfahren zur herstellung von olefinen
DE60236402D1 (de) Verfahren zur Herstellung von Halbleitervorrichtungen
DE60238696D1 (de) Verfahren zur herstellung von hundefutter
DE60230908D1 (de) Verfahren zur herstellung von polyarylenethern
AT7110U9 (de) Verfahren zur herstellung von amlodipinmaleat
ATE453648T1 (de) Verfahren zur herstellung von hexahydrofuroc2,3- büfuran-3-ol
ATE286011T1 (de) Verfahren zur herstellung von 1-octen
ATE315099T1 (de) Verfahren zur herstellung von tagatose
ATE506351T1 (de) Verfahren zur herstellung von 10,11-dihydro-10- oxo-5h-dibenzoäb,füazepin-5-carboxamid
DE50102444D1 (de) Verfahren zur herstellung von isocyanatoorganosilanen
ATE316518T1 (de) Verfahren zur herstellung von (r)-2-alkyl-3- phenyl-1-propanolen
ATE553103T1 (de) Verfahren zur herstellung von (s)-pantoprazol
ATE441662T1 (de) Verfahren zur herstellung von echinocandinderivaten
ATE358172T1 (de) Verfahren zur herstellung von olefinen.
DE50111560D1 (de) Verfahren zur herstellung von guerbetalkoholen
ATE336478T1 (de) Verfahren zur herstellung von benzophenonen
DE60210911D1 (de) Verfahren zur Herstellung von dehnungserfassenden Vorrichtungen
DE50303611D1 (de) Verfahren zur herstellung von polyisobuten
ATE273315T1 (de) Verfahren zur herstellung von n- phosphonomethyliminodiessigsäure
DE60103173D1 (de) Verfahren zur herstellung von 3-amino-2-chlor-4-methylpyridin
DE50200870D1 (de) Verfahren zur herstellung von hydroxyalkylpolysiloxanen
DE60230422D1 (de) Verfahren zur herstellung von kohlenwasserstoffen

Legal Events

Date Code Title Description
8364 No opposition during term of opposition