DE60222349D1 - Verfahren und Anordnung zum Schreiben von Speicherzellen - Google Patents

Verfahren und Anordnung zum Schreiben von Speicherzellen

Info

Publication number
DE60222349D1
DE60222349D1 DE60222349T DE60222349T DE60222349D1 DE 60222349 D1 DE60222349 D1 DE 60222349D1 DE 60222349 T DE60222349 T DE 60222349T DE 60222349 T DE60222349 T DE 60222349T DE 60222349 D1 DE60222349 D1 DE 60222349D1
Authority
DE
Germany
Prior art keywords
memory cells
writing memory
writing
cells
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60222349T
Other languages
English (en)
Inventor
Lung T Tran
Manish Sharma
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HP Inc
Original Assignee
Hewlett Packard Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Co filed Critical Hewlett Packard Co
Application granted granted Critical
Publication of DE60222349D1 publication Critical patent/DE60222349D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3436—Arrangements for verifying correct programming or erasure
    • G11C16/3468—Prevention of overerasure or overprogramming, e.g. by verifying whilst erasing or writing
    • G11C16/3486—Circuits or methods to prevent overprogramming of nonvolatile memory cells, e.g. by detecting onset or cessation of current flow in cells and using the detector output to terminate programming
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • G11C17/16—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM using electrically-fusible links
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • G11C17/18—Auxiliary circuits, e.g. for writing into memory
DE60222349T 2001-07-31 2002-07-18 Verfahren und Anordnung zum Schreiben von Speicherzellen Expired - Lifetime DE60222349D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/917,882 US6434060B1 (en) 2001-07-31 2001-07-31 Write pulse limiting for worm storage device

Publications (1)

Publication Number Publication Date
DE60222349D1 true DE60222349D1 (de) 2007-10-25

Family

ID=25439461

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60222349T Expired - Lifetime DE60222349D1 (de) 2001-07-31 2002-07-18 Verfahren und Anordnung zum Schreiben von Speicherzellen

Country Status (7)

Country Link
US (1) US6434060B1 (de)
EP (1) EP1282136B1 (de)
JP (1) JP2003123496A (de)
KR (1) KR20030011671A (de)
CN (1) CN1331153C (de)
DE (1) DE60222349D1 (de)
TW (1) TWI223269B (de)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6534841B1 (en) * 2001-12-14 2003-03-18 Hewlett-Packard Company Continuous antifuse material in memory structure
JP4772328B2 (ja) * 2005-01-13 2011-09-14 株式会社東芝 不揮発性半導体記憶装置
JP4974588B2 (ja) * 2005-06-01 2012-07-11 株式会社半導体エネルギー研究所 情報管理方法及び情報管理システム
US7453755B2 (en) * 2005-07-01 2008-11-18 Sandisk 3D Llc Memory cell with high-K antifuse for reverse bias programming
TWI430275B (zh) * 2008-04-16 2014-03-11 Magnachip Semiconductor Ltd 用於程式化非揮發性記憶體裝置之方法
US8395923B2 (en) * 2008-12-30 2013-03-12 Intel Corporation Antifuse programmable memory array
JP2010267368A (ja) * 2009-04-17 2010-11-25 Semiconductor Energy Lab Co Ltd 半導体記憶装置
JP5466594B2 (ja) * 2010-07-29 2014-04-09 ルネサスエレクトロニクス株式会社 半導体記憶装置及びアンチヒューズのプログラム方法
US8866121B2 (en) 2011-07-29 2014-10-21 Sandisk 3D Llc Current-limiting layer and a current-reducing layer in a memory device
US8659001B2 (en) 2011-09-01 2014-02-25 Sandisk 3D Llc Defect gradient to boost nonvolatile memory performance
US8637413B2 (en) 2011-12-02 2014-01-28 Sandisk 3D Llc Nonvolatile resistive memory element with a passivated switching layer
US8698119B2 (en) 2012-01-19 2014-04-15 Sandisk 3D Llc Nonvolatile memory device using a tunnel oxide as a current limiter element
US8686386B2 (en) 2012-02-17 2014-04-01 Sandisk 3D Llc Nonvolatile memory device using a varistor as a current limiter element
CN102810635A (zh) * 2012-08-09 2012-12-05 清华大学 一写多读式存储器件及其制造方法
US20140241031A1 (en) 2013-02-28 2014-08-28 Sandisk 3D Llc Dielectric-based memory cells having multi-level one-time programmable and bi-level rewriteable operating modes and methods of forming the same

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6382534A (ja) * 1986-09-26 1988-04-13 Matsushita Electric Ind Co Ltd メモリ保護装置
US5008855A (en) * 1989-07-18 1991-04-16 Actel Corporation Method of programming anti-fuse element
JPH03142779A (ja) * 1989-10-27 1991-06-18 Nec Corp センスアンプ駆動回路
US5257225A (en) * 1992-03-12 1993-10-26 Micron Technology, Inc. Method for programming programmable devices by utilizing single or multiple pulses varying in pulse width and amplitude
US5502395A (en) * 1994-05-25 1996-03-26 Allen; William J. Method for programming antifuses for reliable programmed links
US5684732A (en) * 1995-03-24 1997-11-04 Kawasaki Steel Corporation Semiconductor devices
JPH1166862A (ja) * 1997-08-14 1999-03-09 Nec Corp 半導体メモリ
TW387086B (en) * 1998-05-18 2000-04-11 Winbond Electronics Corp Pulsed word-line control circuit for memory device and its controlling method
US6052325A (en) * 1998-05-22 2000-04-18 Micron Technology, Inc. Method and apparatus for translating signals
DE19824524C2 (de) * 1998-06-02 2002-08-08 Honeywell Bv Regeleinrichtung für Gasbrenner
JP2000057772A (ja) * 1998-08-12 2000-02-25 Nec Corp 半導体記憶装置
KR100371022B1 (ko) * 1998-11-26 2003-07-16 주식회사 하이닉스반도체 다중비트 메모리셀의 데이터 센싱장치
DE69937559T2 (de) * 1999-09-10 2008-10-23 Stmicroelectronics S.R.L., Agrate Brianza Nicht-flüchtige Speicher mit Erkennung von Kurzschlüssen zwischen Wortleitungen
US6144606A (en) * 1999-10-14 2000-11-07 Advanced Micro Devices, Inc. Method and system for bi-directional voltage regulation detection
US6434048B1 (en) * 2001-07-20 2002-08-13 Hewlett-Packard Company Pulse train writing of worm storage device

Also Published As

Publication number Publication date
EP1282136A1 (de) 2003-02-05
JP2003123496A (ja) 2003-04-25
TWI223269B (en) 2004-11-01
KR20030011671A (ko) 2003-02-11
EP1282136B1 (de) 2007-09-12
CN1331153C (zh) 2007-08-08
CN1400605A (zh) 2003-03-05
US6434060B1 (en) 2002-08-13

Similar Documents

Publication Publication Date Title
DE60127635D1 (de) Speicher, Verfahren und Anordnung zum Schreiben und Lesen
DE60130121D1 (de) Vorrichtung zum testen und bestätigen von speichel
DE60132124D1 (de) Gerät und Verfahren zum Bereitstellen und Verarbeiten von Informationen, und Programmspeichermedium
DE602004015813D1 (de) Speichervorrichtung und verfahren zur löschung derselben
DE60120822D1 (de) Meta-Dokument und Verfahren zum Verwalten von Meta-Dokumenten
DE60316696D1 (de) Verfahren zum Routen von Datenpaketen und Routing-Vorrichtung
DE60029347D1 (de) Vorrichtung und verfahren zum lokalisieren von lateralbohrungen
DE60111348D1 (de) Verfahren zum Auslesen eines nichtflüchtigen Halbleiterspeichers und nichtflüchtiger Halbleiterspeicher
DE60008130D1 (de) Verfahren und werkzeug zum elektrochemischen bearbeiten
DE60141131D1 (de) Vorrichtung und verfahren zum speicheltest im lateralfluss
DE69927487D1 (de) Verfahren zum schreiben und lesen von magneto-resistiven speichern (mram)
DE60222349D1 (de) Verfahren und Anordnung zum Schreiben von Speicherzellen
DE60324117D1 (de) Multibit Speicheranordnung und Verfahren zur Programmierung und zum Auslesen derselben
DE60316197D1 (de) Verfahren und System zum Teilen eines Speichermoduls
DE69939152D1 (de) Speicherschnittstellenvorrichtung und Verfahren zum Speicherzugriff
DE10192712T1 (de) Verfahren und Einrichtung zur Verbesserung von Wiederauffindungsvorgängen in Plattenanordnungs-Speichergeräten
DE60225612D1 (de) Verfahren und Vorrichtung zum Erfrischen von Referenzzellen
DE60206223D1 (de) Verfahren und Anordnung zum Schreiben eines Speichers
DE60023367D1 (de) Abtastvorrichtung und Verfahren zum Abrufen von Multibitdaten
DE60328788D1 (de) Verfahren und einrichtung zum verknüpfen von multimedia-daten
DE69820594D1 (de) Anordnung und Verfahren zum Lesen von nichtflüchtigen Speicherzellen
DE50207435D1 (de) Verfahren zum beschreiben magnetoresistiver speicherzellen und mit diesem verfahren beschreibbarer magnetoresistiver speicher
DE50202136D1 (de) Verfahren und anordnung zum erkennen von doppelabzügen
DE50009058D1 (de) Einrichtung und verfahren zum ordnen von flachen sendungen
DE60110344D1 (de) Instrument und Verfahren zum Vergleichen von Wellenformen

Legal Events

Date Code Title Description
8332 No legal effect for de