DE60221230D1 - Schneller signalweg und verfahren - Google Patents

Schneller signalweg und verfahren

Info

Publication number
DE60221230D1
DE60221230D1 DE60221230T DE60221230T DE60221230D1 DE 60221230 D1 DE60221230 D1 DE 60221230D1 DE 60221230 T DE60221230 T DE 60221230T DE 60221230 T DE60221230 T DE 60221230T DE 60221230 D1 DE60221230 D1 DE 60221230D1
Authority
DE
Germany
Prior art keywords
inverters
digital signal
transition
procedure
signal path
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60221230T
Other languages
English (en)
Other versions
DE60221230T2 (de
Inventor
Greg A Blodgett
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Application granted granted Critical
Publication of DE60221230D1 publication Critical patent/DE60221230D1/de
Publication of DE60221230T2 publication Critical patent/DE60221230T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
DE60221230T 2001-02-05 2002-02-04 Hochgeschwindigkeits-Signalausbreitungsschaltung und -Verfahren Expired - Lifetime DE60221230T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US777835 1991-10-11
US09/777,835 US6552953B2 (en) 2001-02-05 2001-02-05 High speed signal path and method
PCT/US2002/003342 WO2002063629A1 (en) 2001-02-05 2002-02-04 High speed signal path and method

Publications (2)

Publication Number Publication Date
DE60221230D1 true DE60221230D1 (de) 2007-08-30
DE60221230T2 DE60221230T2 (de) 2008-04-17

Family

ID=25111450

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60221230T Expired - Lifetime DE60221230T2 (de) 2001-02-05 2002-02-04 Hochgeschwindigkeits-Signalausbreitungsschaltung und -Verfahren

Country Status (8)

Country Link
US (1) US6552953B2 (de)
EP (1) EP1366495B1 (de)
JP (1) JP4247520B2 (de)
KR (1) KR100854937B1 (de)
CN (1) CN100347784C (de)
AT (1) ATE367637T1 (de)
DE (1) DE60221230T2 (de)
WO (1) WO2002063629A1 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6535038B2 (en) 2001-03-09 2003-03-18 Micron Technology, Inc. Reduced jitter clock generator circuit and method for applying properly phased clock signals to clocked devices
JP2002313079A (ja) * 2001-04-18 2002-10-25 Seiko Epson Corp 半導体メモリ装置の電源ノイズの抑制化
US6628139B2 (en) * 2001-08-03 2003-09-30 Micron Technology, Inc. Digital logic devices with extremely skewed trip points and reset circuitry for rapidly propagating signal edges
US6738301B2 (en) * 2002-08-29 2004-05-18 Micron Technology, Inc. Method and system for accelerating coupling of digital signals
US6847582B2 (en) * 2003-03-11 2005-01-25 Micron Technology, Inc. Low skew clock input buffer and method
US20130076424A1 (en) * 2011-09-23 2013-03-28 Qualcomm Incorporated System and method for reducing cross coupling effects
US10283187B2 (en) * 2017-07-19 2019-05-07 Micron Technology, Inc. Apparatuses and methods for providing additional drive to multilevel signals representing data
JP6974549B1 (ja) * 2020-07-17 2021-12-01 華邦電子股▲ふん▼有限公司Winbond Electronics Corp. メモリ装置およびその入出力バッファ制御方法
JP2024048776A (ja) * 2022-09-28 2024-04-09 ラピステクノロジー株式会社 データ受信回路、表示ドライバ及び表示装置

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4985643A (en) * 1988-06-24 1991-01-15 National Semiconductor Corporation Speed enhancement technique for CMOS circuits
US5519344A (en) * 1994-06-30 1996-05-21 Proebsting; Robert J. Fast propagation technique in CMOS integrated circuits
US5929680A (en) * 1997-05-16 1999-07-27 Tritech Microelectronics International Ltd Short circuit reduced CMOS buffer circuit
US5999481A (en) * 1997-08-22 1999-12-07 Micron Technology, Inc. Method and apparatus for controlling the operation of an integrated circuit responsive to out-of-synchronism control signals
US6137849A (en) 1998-09-09 2000-10-24 Agilent Technologies System and method for communicating data over a high-speed bus
US6331793B1 (en) 1999-12-30 2001-12-18 Intel Corporation Apparatus, method and system for pulse passgate topologies

Also Published As

Publication number Publication date
JP2004526351A (ja) 2004-08-26
CN100347784C (zh) 2007-11-07
EP1366495A1 (de) 2003-12-03
JP4247520B2 (ja) 2009-04-02
DE60221230T2 (de) 2008-04-17
US6552953B2 (en) 2003-04-22
KR20030077607A (ko) 2003-10-01
EP1366495A4 (de) 2006-03-22
ATE367637T1 (de) 2007-08-15
CN1491416A (zh) 2004-04-21
WO2002063629A1 (en) 2002-08-15
EP1366495B1 (de) 2007-07-18
KR100854937B1 (ko) 2008-08-29
US20020122346A1 (en) 2002-09-05

Similar Documents

Publication Publication Date Title
DE60221230D1 (de) Schneller signalweg und verfahren
DE69936097D1 (de) Hochgeschwindigkeitssignalisierung zur schnittstellenbildung von vlsi cmos-schaltungsanordnungen
SE9301546L (sv) Maximalsoekningskrets
WO2008064028A3 (en) High speed serializer apparatus
TW200619936A (en) An apparatus and method for an address generation circuit
EP3627706A3 (de) Schaltkreis und verfahren zur frequenzdetektion
TW200619901A (en) A high-security semiconductor device
TW200703356A (en) Data output device and method of semiconductor device
TW200740121A (en) Clock-pulse generator and shift register
SG10201805776PA (en) Sequential circuit having increased negative setup time
ES2038075B1 (es) "aparato divisor de frecuencia programable"
KR920007341A (ko) Ecl 신호를 cmos신호로 변환시키는 방법 및 장치
ATE393982T1 (de) Hybride kompensierte ausgangspufferstruktur
CA2210211A1 (en) Method of and apparatus for generating a pseudorandom noise sequence
KR960043531A (ko) 고속 동기 카운터 회로
KR950015061A (ko) 동기식 이진 카운터
TW200516852A (en) Frequency prescaler apparatus, method, and system
EP1732226A3 (de) P-Domino Datenregister
KR960026760A (ko) 펄스 신호 정형회로
KR20080052227A (ko) 데이터의 출력 순서를 제어할 수 있는 멀티플렉서 및 이를이용한 병렬-직렬 변환기
TW200642276A (en) Fan out buffer and method therefor
WO2003005584A3 (en) Random generator description
JPS6070840A (ja) 同期パタ−ン
ATE324732T1 (de) Verfahren zum erzeugen und einrichtung zum empfangen eines anisochronen binären signals
KR970068163A (ko) 반도체 메모리 소자의 데이터 출력 버퍼

Legal Events

Date Code Title Description
8364 No opposition during term of opposition