DE60212329D1 - Phasenregelschleife mit phasenrotation - Google Patents
Phasenregelschleife mit phasenrotationInfo
- Publication number
- DE60212329D1 DE60212329D1 DE60212329T DE60212329T DE60212329D1 DE 60212329 D1 DE60212329 D1 DE 60212329D1 DE 60212329 T DE60212329 T DE 60212329T DE 60212329 T DE60212329 T DE 60212329T DE 60212329 D1 DE60212329 D1 DE 60212329D1
- Authority
- DE
- Germany
- Prior art keywords
- phase
- loop
- transmitter
- pll
- logic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0004—Initialisation of the receiver
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Disintegrating Or Milling (AREA)
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US26244101P | 2001-01-16 | 2001-01-16 | |
US262441P | 2001-01-16 | ||
US996053 | 2001-11-28 | ||
US09/996,053 US6993107B2 (en) | 2001-01-16 | 2001-11-28 | Analog unidirectional serial link architecture |
PCT/GB2002/000143 WO2002058243A1 (en) | 2001-01-16 | 2002-01-15 | Pll with phase rotator |
Publications (2)
Publication Number | Publication Date |
---|---|
DE60212329D1 true DE60212329D1 (de) | 2006-07-27 |
DE60212329T2 DE60212329T2 (de) | 2007-06-06 |
Family
ID=26949217
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE60212329T Expired - Lifetime DE60212329T2 (de) | 2001-01-16 | 2002-01-15 | Phasenregelschleife mit phasenrotation |
Country Status (8)
Country | Link |
---|---|
US (2) | US6993107B2 (de) |
EP (1) | EP1352475B1 (de) |
KR (1) | KR100702423B1 (de) |
CN (1) | CN1265554C (de) |
AT (1) | ATE330362T1 (de) |
DE (1) | DE60212329T2 (de) |
TW (1) | TW546925B (de) |
WO (1) | WO2002058243A1 (de) |
Families Citing this family (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7082484B2 (en) * | 2001-01-16 | 2006-07-25 | International Business Machines Corporation | Architecture for advanced serial link between two cards |
US7093041B2 (en) * | 2001-12-20 | 2006-08-15 | Lsi Logic Corporation | Dual purpose PCI-X DDR configurable terminator/driver |
US7778351B2 (en) * | 2002-04-09 | 2010-08-17 | International Business Machines Corporation | Tunable CMOS receiver apparatus |
AU2003241234A1 (en) * | 2002-05-28 | 2003-12-12 | Igor Anatolievich Abrosimov | Reference voltage generator for logic elements providing stable and predefined gate propagation time |
AU2003244959A1 (en) * | 2002-07-31 | 2004-02-25 | International Business Machines Corporation | Phase-locked-loop circuit and method |
US7102449B1 (en) * | 2003-01-21 | 2006-09-05 | Barcelona Design, Inc. | Delay stage for oscillator circuit and corresponding applications |
US7039885B1 (en) | 2003-01-21 | 2006-05-02 | Barcelona Design, Inc. | Methodology for design of oscillator delay stage and corresponding applications |
US20060012408A1 (en) * | 2004-07-06 | 2006-01-19 | Kenet, Inc. | Differential clock input buffer |
JP4425735B2 (ja) * | 2004-07-22 | 2010-03-03 | 株式会社アドバンテスト | ジッタ印加回路、及び試験装置 |
US7409019B2 (en) * | 2004-09-30 | 2008-08-05 | International Business Machines Corporation | High Speed Multi-Mode Receiver with adaptive receiver equalization and controllable transmitter pre-distortion |
GB2430090B (en) * | 2005-09-08 | 2007-10-17 | Motorola Inc | RF synthesizer and RF transmitter or receiver incorporating the synthesizer |
WO2007086502A1 (ja) | 2006-01-26 | 2007-08-02 | Nihon Dempa Kogyo Co., Ltd. | Vco駆動回路及び周波数シンセサイザ |
US7840199B2 (en) * | 2006-05-12 | 2010-11-23 | University Of Southern California | Variable-phase ring-oscillator arrays, architectures, and related methods |
US7848719B2 (en) * | 2006-05-12 | 2010-12-07 | University Of Southern California | Ultra-wideband variable-phase ring-oscillator arrays, architectures, and related methods |
US9397580B1 (en) | 2006-06-06 | 2016-07-19 | Ideal Power, Inc. | Dual link power converter |
EP1912108A1 (de) | 2006-10-12 | 2008-04-16 | Rohde & Schwarz GmbH & Co. KG | Anordnung zur Erzeugung von mehreren Taktsignalen |
CN101677236B (zh) * | 2008-09-19 | 2013-02-13 | 阿尔特拉公司 | 用于调整反馈时钟信号的数字环路滤波器和方法 |
TWI381169B (zh) * | 2009-01-14 | 2013-01-01 | Prolific Technology Inc | 電壓穩壓電路 |
US8843692B2 (en) | 2010-04-27 | 2014-09-23 | Conversant Intellectual Property Management Inc. | System of interconnected nonvolatile memories having automatic status packet |
WO2011149657A1 (en) | 2010-05-28 | 2011-12-01 | Marvell World Trade Ltd. | Method and apparatus for drift compensation in pll |
US8410834B2 (en) * | 2011-03-10 | 2013-04-02 | Realtek Semiconductor Corp. | All digital serial link receiver with low jitter clock regeneration and method thereof |
US8816782B2 (en) * | 2011-05-10 | 2014-08-26 | Freescale Semiconductor, Inc. | Phase locked loop circuit having a voltage controlled oscillator with improved bandwidth |
US8948330B1 (en) * | 2011-08-23 | 2015-02-03 | Marvell International Ltd. | Systems and methods for performing variable structure timing recovery |
CN103259533B (zh) * | 2012-02-15 | 2017-11-28 | 上海期成微电子技术有限公司 | 电感电容振荡器的锁相环电路及其温度补偿方法 |
CN102830408B (zh) * | 2012-09-11 | 2014-05-14 | 中国人民解放军国防科学技术大学 | 一种惯性信息辅助的卫星接收机基带信号处理方法 |
US9166605B2 (en) * | 2013-03-18 | 2015-10-20 | Terasquare Co., Ltd. | Low-power and all-digital phase interpolator-based clock and data recovery architecture |
US8854096B1 (en) * | 2013-10-24 | 2014-10-07 | Analog Devices Technology | System and method of clock generation in high speed serial communication |
CN103684452B (zh) * | 2013-12-17 | 2017-01-04 | 华为技术有限公司 | 一种动态单元匹配的方法和装置 |
EP2955812B1 (de) | 2014-06-09 | 2022-07-27 | General Electric Technology GmbH | Leistungsübertragungsnetz |
CN107852153B (zh) * | 2015-06-03 | 2021-04-27 | 马维尔亚洲私人有限公司 | 延迟锁相环 |
US9722832B1 (en) * | 2016-06-23 | 2017-08-01 | Himax Technologies Limited | Frequency control circuit, frequency control method and phase locked loop circuit |
EP3477869B1 (de) * | 2016-06-24 | 2020-11-04 | Socionext Inc. | Entzerrungsschaltung, empfangsschaltung und integrierte schaltvorrichtung |
US10277435B2 (en) | 2017-08-07 | 2019-04-30 | Micron Technology, Inc. | Method to vertically align multi-level cells |
US10530617B2 (en) | 2017-08-07 | 2020-01-07 | Micron Technology, Inc. | Programmable channel equalization for multi-level signaling |
US10425260B2 (en) | 2017-08-07 | 2019-09-24 | Micron Technology, Inc. | Multi-level signaling in memory with wide system interface |
US10403337B2 (en) | 2017-08-07 | 2019-09-03 | Micron Technology, Inc. | Output driver for multi-level signaling |
US10447512B2 (en) | 2017-08-07 | 2019-10-15 | Micron Technology, Inc. | Channel equalization for multi-level signaling |
KR102480629B1 (ko) | 2018-08-02 | 2022-12-26 | 삼성전자주식회사 | 디스플레이 드라이버 및 출력 버퍼 |
US10784875B2 (en) * | 2018-12-23 | 2020-09-22 | Texas Instruments Incorporated | Loop filter for a phase-locked loop |
CN113644912B (zh) * | 2021-07-27 | 2024-04-16 | 矽力杰半导体技术(杭州)有限公司 | 锁相环电路及其控制方法 |
Family Cites Families (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3707761A1 (de) | 1987-03-11 | 1988-09-29 | Ant Nachrichtentech | Demodulator |
JPH01132253A (ja) * | 1987-11-18 | 1989-05-24 | Hitachi Ltd | 位相制御装置 |
US5276661A (en) * | 1990-07-18 | 1994-01-04 | Sundstrand Corporation | Master clock generator for a parallel variable speed constant frequency power system |
US5422917A (en) * | 1993-01-04 | 1995-06-06 | Novatel Communications Ltd. | Frequency offset estimation using the phase rotation of channel estimates |
JPH06303570A (ja) | 1993-04-12 | 1994-10-28 | Seiko Instr Inc | ビデオインターフェース回路 |
IT1272078B (it) | 1993-12-16 | 1997-06-11 | Cselt Centro Studi Lab Telecom | Ricetrasmettitore per segnali numerici ad alta velocita' in tecnologiacmos |
US5475707A (en) * | 1994-02-28 | 1995-12-12 | Westinghouse Norden Systems | Broadband communications system |
KR100219709B1 (ko) * | 1994-03-15 | 1999-09-01 | 윤종용 | 디지탈무선통신장치에있어서송수신신호처리회로 |
US5812594A (en) | 1994-10-14 | 1998-09-22 | Rakib; Selim | Method and apparatus for implementing carrierless amplitude/phase encoding in a network |
US5719867A (en) * | 1995-06-30 | 1998-02-17 | Scientific-Atlanta, Inc. | Plural telephony channel baseband signal demodulator for a broadband communications system |
US5930231A (en) * | 1995-06-30 | 1999-07-27 | Scientific-Atlanta, Inc. | Block spectrum receiver for a broadband communications system |
US5633895A (en) * | 1995-08-03 | 1997-05-27 | Motorola, Inc. | Communication device with synchronized zero-crossing demodulator and method |
US5539357A (en) * | 1995-09-15 | 1996-07-23 | Thomson Consumer Electronics, Inc. | Phase locked loop |
US5799048A (en) | 1996-04-17 | 1998-08-25 | Sun Microsystems, Inc. | Phase detector for clock synchronization and recovery |
DE19622013A1 (de) * | 1996-05-31 | 1997-12-11 | Siemens Ag | Mit akustischen Oberflächenwellen arbeitendes akustoelektronisches Bauelement |
GB2320629B (en) * | 1996-12-23 | 2001-04-25 | Nokia Mobile Phones Ltd | A radio transmitter and phase locked loop therefor |
EP0959568A4 (de) * | 1997-03-04 | 2007-09-26 | Mitsubishi Electric Corp | Empfänger mit frequenzversatzkorrektionsfunktion |
US6002717A (en) * | 1997-03-06 | 1999-12-14 | National Semiconductor Corporation | Method and apparatus for adaptive equalization using feedback indicative of undercompensation |
JPH10327204A (ja) | 1997-05-26 | 1998-12-08 | Nec Corp | 等化器を用いた位相同期ループ回路 |
EP1447918B1 (de) * | 1997-07-17 | 2008-02-27 | Matsushita Electric Industrial Co., Ltd. | Synchronisationsverfahren in einem Kodemultiplexvielfachzugriffsystem |
US6150890A (en) * | 1998-03-19 | 2000-11-21 | Conexant Systems, Inc. | Dual band transmitter for a cellular phone comprising a PLL |
JP3237827B2 (ja) * | 1998-04-22 | 2001-12-10 | 日本電気株式会社 | 無線データ通信端末 |
US6424192B1 (en) * | 1998-07-24 | 2002-07-23 | Gct Semiconductor, Inc. | Phase lock loop (PLL) apparatus and method |
JP2000069102A (ja) | 1998-08-25 | 2000-03-03 | Nec Corp | 位相同期ループ回路付き信号推定器、及び受信信号の位相ずれ補正方法 |
ES2201797T3 (es) * | 1998-10-16 | 2004-03-16 | Paratek Microwave, Inc. | Varactores sintonizables por tension y dispositivos sintonizables que incluyen tales varactores. |
FI105609B (fi) * | 1998-10-27 | 2000-09-15 | Nokia Mobile Phones Ltd | Menetelmä ja järjestely lähetyssignaalin muodostamiseksi |
JP3206574B2 (ja) * | 1998-12-17 | 2001-09-10 | 日本電気株式会社 | 信号推定装置及びプログラムを記憶した記憶媒体 |
US6650720B1 (en) * | 1998-12-22 | 2003-11-18 | Xilinx, Inc. | Phase lock loop and transconductance circuit for clock recovery |
US6236267B1 (en) * | 1998-12-29 | 2001-05-22 | International Business Machines Corporation | Linearization for power amplifiers using feed-forward and feedback control |
US6466630B1 (en) * | 1999-01-27 | 2002-10-15 | The Johns Hopkins University | Symbol synchronization in a continuous phase modulation communications receiver |
JP3344353B2 (ja) * | 1999-03-16 | 2002-11-11 | 日本電気株式会社 | 位相同期ループ回路と受信システム |
US6160432A (en) * | 1999-04-30 | 2000-12-12 | Conexant Systems, Inc. | Source-switched or gate-switched charge pump having cascoded output |
US6526113B1 (en) * | 1999-08-11 | 2003-02-25 | Broadcom Corporation | GM cell based control loops |
US6389273B1 (en) * | 1999-08-23 | 2002-05-14 | Delphi Technologies, Inc. | Adjacent channel interference reduction in a FM receiver |
US6643787B1 (en) * | 1999-10-19 | 2003-11-04 | Rambus Inc. | Bus system optimization |
US6975687B2 (en) * | 2000-06-16 | 2005-12-13 | Hughes Electronics Corporation | Linearized offset QPSK modulation utilizing a sigma-delta based frequency modulator |
US6462594B1 (en) * | 2000-11-08 | 2002-10-08 | Xilinx, Inc. | Digitally programmable phase-lock loop for high-speed data communications |
US6624668B1 (en) * | 2000-11-08 | 2003-09-23 | Xilinx, Inc. | Digitally programmable phase-lock loop for high-speed data communications |
-
2001
- 2001-11-28 US US09/996,053 patent/US6993107B2/en not_active Expired - Lifetime
-
2002
- 2002-01-11 TW TW091100310A patent/TW546925B/zh not_active IP Right Cessation
- 2002-01-15 CN CNB028037103A patent/CN1265554C/zh not_active Expired - Lifetime
- 2002-01-15 AT AT02716131T patent/ATE330362T1/de not_active IP Right Cessation
- 2002-01-15 KR KR1020037009225A patent/KR100702423B1/ko not_active IP Right Cessation
- 2002-01-15 WO PCT/GB2002/000143 patent/WO2002058243A1/en active IP Right Grant
- 2002-01-15 DE DE60212329T patent/DE60212329T2/de not_active Expired - Lifetime
- 2002-01-15 EP EP02716131A patent/EP1352475B1/de not_active Expired - Lifetime
-
2005
- 2005-09-13 US US11/225,600 patent/US7142624B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
KR20030081382A (ko) | 2003-10-17 |
WO2002058243A1 (en) | 2002-07-25 |
EP1352475A1 (de) | 2003-10-15 |
CN1486534A (zh) | 2004-03-31 |
TW546925B (en) | 2003-08-11 |
US20020136343A1 (en) | 2002-09-26 |
US20060008042A1 (en) | 2006-01-12 |
US7142624B2 (en) | 2006-11-28 |
CN1265554C (zh) | 2006-07-19 |
DE60212329T2 (de) | 2007-06-06 |
US6993107B2 (en) | 2006-01-31 |
ATE330362T1 (de) | 2006-07-15 |
KR100702423B1 (ko) | 2007-04-04 |
EP1352475B1 (de) | 2006-06-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE60212329D1 (de) | Phasenregelschleife mit phasenrotation | |
US6636575B1 (en) | Cascading PLL units for achieving rapid synchronization between digital communications systems | |
AU729665B2 (en) | Method and apparatus for reducing standby current in communications equipment | |
US7019571B2 (en) | Frequency synthesizer for a wireless communication system | |
US8791734B1 (en) | Cascaded PLL for reducing low-frequency drift in holdover mode | |
JP4809017B2 (ja) | 周波数合成器及びその動作方法 | |
US7986190B1 (en) | Jitter attenuation with a fractional-N clock synthesizer | |
US20020136342A1 (en) | Sample and hold type fractional-N frequency synthesezer | |
CA2309522A1 (en) | Wide frequency-range delay-locked loop circuit | |
JPH10184142A (ja) | 中央ロック装置と遠隔操作装置を備えた自動車 | |
TW377539B (en) | Phase lock loop for display monitor | |
TW200509537A (en) | System and method for coarse tuning a phase locked loop (PLL) synthesizer using 2-pi slip detection | |
DE60131016D1 (de) | Funksender/-empfänger mit phasenregelkreis | |
JPH07235873A (ja) | クロック発生用回路装置 | |
EP1104113A3 (de) | Schaltung zur Takt- und Datenrückgewinnung für einen optischen Empfänger | |
FI107092B (fi) | Varauspumppuun perustuva vaihelukittu silmukka | |
US20040023625A1 (en) | Frequency synthesizer and a method for synthesizing a frequency | |
US6978026B2 (en) | Circuit arrangement for gaining a stereo subcarrier and an RDS carrier | |
CA2351759A1 (en) | Phase-locked loop | |
US6265919B1 (en) | In phase alignment for PLL's | |
EP1249929A1 (de) | Frequenzmodulator unter Verwendung eines Phasenregelkreises | |
US7298220B2 (en) | Method and apparatus for creating a multiple loop VCO | |
KR20230055101A (ko) | 위상 고정 루프 및 그 동작 방법 | |
AU6365800A (en) | Compensation circuit for low phase offset for phase-locked loops | |
US20040178856A1 (en) | Continuous-phase oscillator with ultra-fine frequency resolution |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8320 | Willingness to grant licences declared (paragraph 23) |