DE60041313D1 - Elektrisch programmierbares und löschbares Gerät und ein Verfahren zu seinem Betrieb - Google Patents

Elektrisch programmierbares und löschbares Gerät und ein Verfahren zu seinem Betrieb

Info

Publication number
DE60041313D1
DE60041313D1 DE60041313T DE60041313T DE60041313D1 DE 60041313 D1 DE60041313 D1 DE 60041313D1 DE 60041313 T DE60041313 T DE 60041313T DE 60041313 T DE60041313 T DE 60041313T DE 60041313 D1 DE60041313 D1 DE 60041313D1
Authority
DE
Germany
Prior art keywords
drain
region
insulating layer
substrate
source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60041313T
Other languages
English (en)
Inventor
Houdt Jan Van
Gang Xue
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Interuniversitair Microelektronica Centrum vzw IMEC
Original Assignee
Interuniversitair Microelektronica Centrum vzw IMEC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Interuniversitair Microelektronica Centrum vzw IMEC filed Critical Interuniversitair Microelektronica Centrum vzw IMEC
Application granted granted Critical
Publication of DE60041313D1 publication Critical patent/DE60041313D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66825—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
    • G11C16/0425—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a merged floating gate and select transistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401—Multistep manufacturing processes
    • H01L29/4011—Multistep manufacturing processes for data storage electrodes
    • H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42324—Gate electrodes for transistors with a floating gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
    • H01L29/7881—Programmable transistors with only two possible levels of programmation
    • H01L29/7884—Programmable transistors with only two possible levels of programmation charging by hot carrier injection
    • H01L29/7886—Hot carrier produced by avalanche breakdown of a PN junction, e.g. FAMOS
DE60041313T 1999-10-25 2000-10-25 Elektrisch programmierbares und löschbares Gerät und ein Verfahren zu seinem Betrieb Expired - Lifetime DE60041313D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US16127599P 1999-10-25 1999-10-25

Publications (1)

Publication Number Publication Date
DE60041313D1 true DE60041313D1 (de) 2009-02-26

Family

ID=22580542

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60041313T Expired - Lifetime DE60041313D1 (de) 1999-10-25 2000-10-25 Elektrisch programmierbares und löschbares Gerät und ein Verfahren zu seinem Betrieb

Country Status (4)

Country Link
US (1) US6653682B1 (de)
EP (1) EP1096572B8 (de)
AT (1) ATE420463T1 (de)
DE (1) DE60041313D1 (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3922341B2 (ja) * 2001-01-11 2007-05-30 セイコーエプソン株式会社 不揮発性メモリトランジスタを有する半導体装置の製造方法
EP1376676A3 (de) 2002-06-24 2008-08-20 Interuniversitair Microelektronica Centrum Vzw Multibit-Festwertspeicherbauelement und Verfahren
TWI244165B (en) * 2002-10-07 2005-11-21 Infineon Technologies Ag Single bit nonvolatile memory cell and methods for programming and erasing thereof
US7075127B2 (en) * 2004-01-29 2006-07-11 Infineon Technologies Ag Single-poly 2-transistor based fuse element
US7233528B2 (en) * 2005-07-25 2007-06-19 Atmel Corporation Reduction of programming time in electrically programmable devices
US7511333B2 (en) * 2005-10-06 2009-03-31 Promos Technologies Inc. Nonvolatile memory cell with multiple floating gates and a connection region in the channel
US7692973B2 (en) * 2006-03-31 2010-04-06 Semiconductor Energy Laboratory Co., Ltd Semiconductor device
US8320191B2 (en) 2007-08-30 2012-11-27 Infineon Technologies Ag Memory cell arrangement, method for controlling a memory cell, memory array and electronic device
US8847319B2 (en) 2012-03-09 2014-09-30 Taiwan Semiconductor Manufacturing Company, Ltd. Dummy structure for multiple gate dielectric interface and methods
US9362272B2 (en) * 2012-11-01 2016-06-07 Taiwan Semiconductor Manufacturing Company, Ltd. Lateral MOSFET
CN105609506B (zh) * 2016-01-27 2018-09-21 武汉新芯集成电路制造有限公司 分离式栅闪存结构
US10847225B2 (en) * 2018-06-20 2020-11-24 Microchip Technology Incorporated Split-gate flash memory cell with improved read performance
US10861550B1 (en) * 2019-06-06 2020-12-08 Microchip Technology Incorporated Flash memory cell adapted for low voltage and/or non-volatile performance

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4361847A (en) * 1980-04-07 1982-11-30 Eliyahou Harari Non-volatile EPROM with enhanced drain overlap for increased efficiency
IT1209227B (it) * 1980-06-04 1989-07-16 Sgs Microelettronica Spa Cella di memoria non volatile a 'gate' flottante elettricamente alterabile.
US4794565A (en) 1986-09-15 1988-12-27 The Regents Of The University Of California Electrically programmable memory device employing source side injection
JP2597719B2 (ja) 1989-07-31 1997-04-09 株式会社東芝 不揮発性半導体記憶装置およびその動作方法
US5029130A (en) 1990-01-22 1991-07-02 Silicon Storage Technology, Inc. Single transistor non-valatile electrically alterable semiconductor memory device
US5572054A (en) 1990-01-22 1996-11-05 Silicon Storage Technology, Inc. Method of operating a single transistor non-volatile electrically alterable semiconductor memory device
JP2602575B2 (ja) * 1990-07-06 1997-04-23 シャープ株式会社 不揮発性半導体記憶装置
US5280446A (en) 1990-09-20 1994-01-18 Bright Microelectronics, Inc. Flash eprom memory circuit having source side programming
US5235544A (en) 1990-11-09 1993-08-10 John Caywood Flash EPROM cell and method for operating same
DE69228887T2 (de) * 1991-01-17 1999-08-26 Texas Instruments Inc Nicht-flüchtige Speicherzellenstruktur und ihr Herstellungsverfahren
US5583810A (en) 1991-01-31 1996-12-10 Interuniversitair Micro-Elektronica Centrum Vzw Method for programming a semiconductor memory device
US5338952A (en) 1991-06-07 1994-08-16 Sharp Kabushiki Kaisha Non-volatile memory
US5284784A (en) 1991-10-02 1994-02-08 National Semiconductor Corporation Buried bit-line source-side injection flash memory cell
US5659504A (en) * 1995-05-25 1997-08-19 Lucent Technologies Inc. Method and apparatus for hot carrier injection
DE69619321T2 (de) 1995-08-11 2002-10-10 Imec Inter Uni Micro Electr Verfahren zum Programmieren einer Flash-EEPROM-Speicherzelle unter Optimierung des niedrigen Leistungsverbrauchs und Verfahren zum Löschen dieser Zelle
EP0902438B1 (de) 1997-09-09 2005-10-26 Interuniversitair Micro-Elektronica Centrum Vzw Verfahren zur Löschung und Programmierung eines Speichers in Kleinspannungs-Anwendungen und Anwendungen mit geringer Leistung
US6051860A (en) * 1998-01-16 2000-04-18 Matsushita Electric Industrial Co., Ltd. Nonvolatile semiconductor memory device and method for fabricating the same and semiconductor integrated circuit
US6272050B1 (en) * 1999-05-28 2001-08-07 Vlsi Technology, Inc. Method and apparatus for providing an embedded flash-EEPROM technology

Also Published As

Publication number Publication date
ATE420463T1 (de) 2009-01-15
EP1096572B8 (de) 2009-09-02
US6653682B1 (en) 2003-11-25
EP1096572A1 (de) 2001-05-02
EP1096572B1 (de) 2009-01-07

Similar Documents

Publication Publication Date Title
DE60041313D1 (de) Elektrisch programmierbares und löschbares Gerät und ein Verfahren zu seinem Betrieb
TW430997B (en) Nonvolatile semiconductor memory device and method for driving the same
EP1193762A3 (de) Halbleiterbauelement und sein Herstellungsverfahren
TW329521B (en) Split-gate type transistor, its manufacturing method and non-volatile semiconductor memory.
US7531864B2 (en) Nonvolatile memory device
DE69613947T2 (de) Durch heisse Elektroneninjektion programmierbare und durch Tunneleffekt löschbare PMOS-Speicherzelle
ATE478437T1 (de) Nichtflüchtige halbleiterspeicheranordnung
WO2000030182A3 (en) Offset drain fermi-threshold field effect transistors
KR970054487A (ko) Mos 트랜지스터 및 그의 제조방법
KR950007022A (ko) 개선된 소오스-하이 성능을 갖는 실리콘 절연체의 트랜지스터
EP0045578A3 (de) Halbleiterspeicheranordnung
ATE239970T1 (de) Skalierbare flash eeprom speicherzelle sowie ihr herstellungsverfahren und ihre anwendung
EP1172861A3 (de) Nichtflüchtige Halbleiterspeicheranordnung und Verfahren zur Herstellung
JP2006059978A (ja) 半導体装置
ATE168215T1 (de) Elektrisch aenderbare einzel-transistor- halbleiterfestwertspeicheranordnung
JP4622902B2 (ja) 不揮発性半導体記憶装置
EP1369926A3 (de) Ferroelektrischer Speichertransistor und dessen Herstellungsverfahren
WO2001006542A3 (de) Verfahren zur herstellung eines vertikal-halbleitertransistorbauelements und vertikal-halbleitertransistorbauelement
EP1191604A3 (de) Halbleiterspeicheranordnung
TW200503251A (en) Nonvolatile semiconductor memory device
GB2225485A (en) A nonvolatile semiconductor memory cell
WO1997036313A3 (en) A field controlled semiconductor device of sic and a method for production thereof
KR100417368B1 (ko) 반도체 장치의 제조 방법
KR100488583B1 (ko) 듀얼비트게이트분리형플래쉬메모리소자및그의구동방법
JPH0476955A (ja) 不揮発性半導体記憶装置

Legal Events

Date Code Title Description
8327 Change in the person/name/address of the patent owner

Owner name: IMEC, LEUVEN, BE

8364 No opposition during term of opposition