DE3884037D1 - Programmierungsschaltung für Eingabe-/Ausgabezelle eines programmierbaren Logikarrays. - Google Patents

Programmierungsschaltung für Eingabe-/Ausgabezelle eines programmierbaren Logikarrays.

Info

Publication number
DE3884037D1
DE3884037D1 DE88303292T DE3884037T DE3884037D1 DE 3884037 D1 DE3884037 D1 DE 3884037D1 DE 88303292 T DE88303292 T DE 88303292T DE 3884037 T DE3884037 T DE 3884037T DE 3884037 D1 DE3884037 D1 DE 3884037D1
Authority
DE
Germany
Prior art keywords
array
power
input
programmable logic
logic array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE88303292T
Other languages
English (en)
Other versions
DE3884037T2 (de
Inventor
Erich Goetting
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm Corp
Original Assignee
Rohm Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohm Corp filed Critical Rohm Corp
Publication of DE3884037D1 publication Critical patent/DE3884037D1/de
Application granted granted Critical
Publication of DE3884037T2 publication Critical patent/DE3884037T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H03K19/17772—Structural details of configuration resources for powering on or off
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/22—Modifications for ensuring a predetermined initial state when the supply voltage has been applied
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17736—Structural details of routing resources
    • H03K19/17744—Structural details of routing resources for input/output signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H03K19/1776—Structural details of configuration resources for memories

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Logic Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
DE88303292T 1987-04-14 1988-04-13 Programmierungsschaltung für Eingabe-/Ausgabezelle eines programmierbaren Logikarrays. Expired - Lifetime DE3884037T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/038,101 US4783606A (en) 1987-04-14 1987-04-14 Programming circuit for programmable logic array I/O cell

Publications (2)

Publication Number Publication Date
DE3884037D1 true DE3884037D1 (de) 1993-10-21
DE3884037T2 DE3884037T2 (de) 1994-04-14

Family

ID=21898099

Family Applications (1)

Application Number Title Priority Date Filing Date
DE88303292T Expired - Lifetime DE3884037T2 (de) 1987-04-14 1988-04-13 Programmierungsschaltung für Eingabe-/Ausgabezelle eines programmierbaren Logikarrays.

Country Status (6)

Country Link
US (1) US4783606A (de)
EP (1) EP0287337B1 (de)
JP (1) JP2571257B2 (de)
KR (1) KR910001381B1 (de)
AT (1) ATE94705T1 (de)
DE (1) DE3884037T2 (de)

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2582250B2 (ja) * 1986-10-03 1997-02-19 日本電信電話株式会社 タイミング信号遅延回路装置
US4918641A (en) * 1987-08-26 1990-04-17 Ict International Cmos Technology, Inc. High-performance programmable logic device
US5046035A (en) * 1987-08-26 1991-09-03 Ict International Cmos Tech., Inc. High-performance user programmable logic device (PLD)
JPS6478023A (en) * 1987-09-18 1989-03-23 Fujitsu Ltd Programmable logic device
JPH0197016A (ja) * 1987-10-09 1989-04-14 Fujitsu Ltd 半導体集積回路装置
KR910003593B1 (ko) * 1987-12-30 1991-06-07 삼성전자 주식회사 고집적도 메모리용 모드 선택회로
JPH01208012A (ja) * 1988-02-15 1989-08-22 Nec Corp フリップフロップ回路
US5023484A (en) * 1988-09-02 1991-06-11 Cypress Semiconductor Corporation Architecture of high speed synchronous state machine
US4879481A (en) * 1988-09-02 1989-11-07 Cypress Semiconductor Corporation Dual I/O macrocell for high speed synchronous state machine
US4914322A (en) * 1988-12-16 1990-04-03 Advanced Micro Devices, Inc. Polarity option control logic for use with a register of a programmable logic array macrocell
EP0373831A3 (de) * 1988-12-16 1991-09-04 Advanced Micro Devices, Inc. Logisches Gatter mit Selbstverriegelung
US4963769A (en) * 1989-05-08 1990-10-16 Cypress Semiconductor Circuit for selective power-down of unused circuitry
US4940909A (en) * 1989-05-12 1990-07-10 Plus Logic, Inc. Configuration control circuit for programmable logic devices
CA2010122A1 (en) * 1989-06-21 1990-12-21 Makoto Sakamoto Integrated circuit including programmable circuit
US5099453A (en) * 1989-09-29 1992-03-24 Sgs-Thomson Microelectronics, Inc. Configuration memory for programmable logic device
US5051622A (en) * 1989-11-08 1991-09-24 Chips And Technologies, Inc. Power-on strap inputs
FR2656939B1 (fr) * 1990-01-09 1992-04-03 Sgs Thomson Microelectronics Verrous de securite pour circuit integre.
US5264742A (en) * 1990-01-09 1993-11-23 Sgs-Thomson Microelectronics, S.A. Security locks for integrated circuit
JP2544020B2 (ja) * 1990-11-19 1996-10-16 川崎製鉄株式会社 プログラマブル論理素子
JPH04192350A (ja) * 1990-11-24 1992-07-10 Nec Corp 半導体集積回路装置
US5138198A (en) * 1991-05-03 1992-08-11 Lattice Semiconductor Corporation Integrated programmable logic device with control circuit to power down unused sense amplifiers
US6759870B2 (en) 1991-09-03 2004-07-06 Altera Corporation Programmable logic array integrated circuits
US20020130681A1 (en) * 1991-09-03 2002-09-19 Cliff Richard G. Programmable logic array integrated circuits
JPH05101200A (ja) * 1991-10-09 1993-04-23 Rohm Co Ltd オプシヨン設定回路
JP2965802B2 (ja) * 1991-12-19 1999-10-18 株式会社東芝 半導体集積回路
JPH06176175A (ja) * 1992-12-10 1994-06-24 Rohm Co Ltd オプション設定回路及び電子機器
US5332929A (en) * 1993-04-08 1994-07-26 Xilinx, Inc. Power management for programmable logic devices
US5414380A (en) * 1993-04-19 1995-05-09 Motorola, Inc. Integrated circuit with an active-level configurable and method therefor
US5453706A (en) * 1994-04-01 1995-09-26 Xilinx, Inc. Field programmable gate array providing contention free configuration and reconfiguration
US5543730A (en) 1995-05-17 1996-08-06 Altera Corporation Techniques for programming programmable logic array devices
US5625301A (en) * 1995-05-18 1997-04-29 Actel Corporation Flexible FPGA input/output architecture
US5629635A (en) * 1995-09-26 1997-05-13 Ics Technologies, Inc. Address programming via LED pin
US5650734A (en) * 1995-12-11 1997-07-22 Altera Corporation Programming programmable transistor devices using state machines
US6384630B2 (en) 1996-06-05 2002-05-07 Altera Corporation Techniques for programming programmable logic array devices
US5959466A (en) * 1997-01-31 1999-09-28 Actel Corporation Field programmable gate array with mask programmed input and output buffers
US6150837A (en) * 1997-02-28 2000-11-21 Actel Corporation Enhanced field programmable gate array
US6720796B1 (en) 2001-05-06 2004-04-13 Altera Corporation Multiple size memories in a programmable logic device
US7111110B1 (en) * 2002-12-10 2006-09-19 Altera Corporation Versatile RAM for programmable logic device
US7249213B2 (en) * 2003-08-18 2007-07-24 Silicon Storage Technology, Inc. Memory device operable with a plurality of protocols with configuration data stored in non-volatile storage elements
US7893772B1 (en) 2007-12-03 2011-02-22 Cypress Semiconductor Corporation System and method of loading a programmable counter

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4458163A (en) * 1981-07-20 1984-07-03 Texas Instruments Incorporated Programmable architecture logic
JPS5961046A (ja) * 1982-09-30 1984-04-07 Fujitsu Ltd 集積回路装置
US4609838A (en) * 1984-05-30 1986-09-02 Vlsi Technology, Inc. Programmable array combinatorial (PAC) circuitry
ATE64044T1 (de) * 1984-09-28 1991-06-15 Advanced Micro Devices Inc Logikschaltung mit dynamisch steuerbarem ausgang.
US4684830A (en) * 1985-03-22 1987-08-04 Monolithic Memories, Inc. Output circuit for a programmable logic array
US4634904A (en) * 1985-04-03 1987-01-06 Lsi Logic Corporation CMOS power-on reset circuit
US4677318A (en) * 1985-04-12 1987-06-30 Altera Corporation Programmable logic storage element for programmable logic devices
GB8518692D0 (en) * 1985-07-24 1985-08-29 Gen Electric Co Plc Power-on reset circuit arrangements
US4771285A (en) * 1985-11-05 1988-09-13 Advanced Micro Devices, Inc. Programmable logic cell with flexible clocking and flexible feedback
US4697097A (en) * 1986-04-12 1987-09-29 Motorola, Inc. CMOS power-on detection circuit

Also Published As

Publication number Publication date
EP0287337B1 (de) 1993-09-15
EP0287337A2 (de) 1988-10-19
EP0287337A3 (en) 1989-07-26
JP2571257B2 (ja) 1997-01-16
KR880013322A (ko) 1988-11-30
DE3884037T2 (de) 1994-04-14
US4783606A (en) 1988-11-08
KR910001381B1 (ko) 1991-03-04
ATE94705T1 (de) 1993-10-15
JPS6447126A (en) 1989-02-21

Similar Documents

Publication Publication Date Title
DE3884037D1 (de) Programmierungsschaltung für Eingabe-/Ausgabezelle eines programmierbaren Logikarrays.
JPS6453628A (en) Safety fuse circuit for programmable logic array
JPS6478023A (en) Programmable logic device
US4930097A (en) Architecture for an improved performance of a programmable logic device
US5247213A (en) Programmable sense amplifier power reduction
JPS57141097A (en) Storage circuit
JPS57103195A (en) Semiconductor storage device
EP0428396A3 (en) Bit error correcting circuit for a nonvolatile memory
DE69226506D1 (de) Halbleiterspeicher mit Einschalt-Rücksetzsteuerung von ausser Betrieb geschalteten Reihen
JPS5789118A (en) Control system of power supply
JPS55138154A (en) Uncontrolled run detector of control circuit
JPS6466896A (en) Semiconductor memory
JPS5564699A (en) Semiconductor integrated-circuit memory
JP2798989B2 (ja) プログラマブル・ロジック・デバイス
EP0536756B1 (de) Mikrorechner und seine Optioneneinstellungsschaltung
JPS55160393A (en) Read voltage setting system for semiconductor memory
DE69025127D1 (de) Nicht-flüchtige Speicheranordnungen
JPS57211625A (en) Backup method for memory
JPS55157177A (en) Semiconductor memory device
JPS57210500A (en) Semiconductor storage device
JPS5556262A (en) Operation hysteresis retention system
JPS5699550A (en) Information processing unit
JPS57135489A (en) Storage device
JPS56105384A (en) Complementary mis memory circuit
JPS5539935A (en) Paper tape reading device

Legal Events

Date Code Title Description
8364 No opposition during term of opposition