ATE64044T1 - Logikschaltung mit dynamisch steuerbarem ausgang. - Google Patents

Logikschaltung mit dynamisch steuerbarem ausgang.

Info

Publication number
ATE64044T1
ATE64044T1 AT85306858T AT85306858T ATE64044T1 AT E64044 T1 ATE64044 T1 AT E64044T1 AT 85306858 T AT85306858 T AT 85306858T AT 85306858 T AT85306858 T AT 85306858T AT E64044 T1 ATE64044 T1 AT E64044T1
Authority
AT
Austria
Prior art keywords
signal
feedback
clock
logic
output
Prior art date
Application number
AT85306858T
Other languages
English (en)
Inventor
Om Agrawal
Joseph Brcich
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of ATE64044T1 publication Critical patent/ATE64044T1/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17736—Structural details of routing resources
    • H03K19/17744—Structural details of routing resources for input/output signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
    • H03K19/17716—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays with synchronous operation, i.e. using clock signals, e.g. of I/O or coupling register

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Logic Circuits (AREA)
  • Microcomputers (AREA)
AT85306858T 1984-09-28 1985-09-26 Logikschaltung mit dynamisch steuerbarem ausgang. ATE64044T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US65610984A 1984-09-28 1984-09-28
EP85306858A EP0177280B1 (de) 1984-09-28 1985-09-26 Logikschaltung mit dynamisch steuerbarem Ausgang

Publications (1)

Publication Number Publication Date
ATE64044T1 true ATE64044T1 (de) 1991-06-15

Family

ID=24631665

Family Applications (1)

Application Number Title Priority Date Filing Date
AT85306858T ATE64044T1 (de) 1984-09-28 1985-09-26 Logikschaltung mit dynamisch steuerbarem ausgang.

Country Status (4)

Country Link
EP (1) EP0177280B1 (de)
JP (1) JPS6186855A (de)
AT (1) ATE64044T1 (de)
DE (1) DE3582990D1 (de)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4758747A (en) * 1986-05-30 1988-07-19 Advanced Micro Devices, Inc. Programmable logic device with buried registers selectively multiplexed with output registers to ports, and preload circuitry therefor
US4789951A (en) * 1986-05-16 1988-12-06 Advanced Micro Devices, Inc. Programmable array logic cell
US4779229A (en) * 1986-07-02 1988-10-18 Advanced Micro Devices, Inc. Prom with programmable output structures
US4783606A (en) * 1987-04-14 1988-11-08 Erich Goetting Programming circuit for programmable logic array I/O cell
DE3871889T2 (de) * 1987-10-02 1992-12-24 Kawasaki Steel Co Programmierbare eingangs-/ausgangsschaltung.
US4871930A (en) * 1988-05-05 1989-10-03 Altera Corporation Programmable logic device with array blocks connected via programmable interconnect
US4894563A (en) * 1988-10-11 1990-01-16 Atmel Corporation Output macrocell for programmable logic device
JP2566005B2 (ja) * 1989-03-03 1996-12-25 株式会社東芝 入力切換装置
FR2846765B1 (fr) 2002-11-04 2005-01-14 St Microelectronics Sa Registre tampon de sortie, circuit electronique et procede de delivrance de signaux l'utilisant
JP4790540B2 (ja) * 2006-08-18 2011-10-12 富士通セミコンダクター株式会社 半導体装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6022774B2 (ja) * 1977-07-28 1985-06-04 日本電気株式会社 入出力端子制御方式

Also Published As

Publication number Publication date
JPS6186855A (ja) 1986-05-02
EP0177280A2 (de) 1986-04-09
EP0177280A3 (en) 1988-01-07
DE3582990D1 (de) 1991-07-04
EP0177280B1 (de) 1991-05-29
JPH0568729B2 (de) 1993-09-29

Similar Documents

Publication Publication Date Title
UA39094C2 (uk) Передавач (варіанти), спосіб керування підсилювачем, схема підсилення і керування насиченням підсилювача
ATE64044T1 (de) Logikschaltung mit dynamisch steuerbarem ausgang.
ATE264569T1 (de) Pegelverschiebungsschaltung
KR860001482A (ko) Ic 장치
DE3583357D1 (de) Test-mustergenerator.
DE3586441D1 (de) Kontrollschaltung fuer mehrpegelsignale.
SG21684G (en) Electronic timepiece
JPS544581A (en) Stabilizing control system of light output levels and light output waveforms of semiconductor laser
KR890003147A (ko) 선택호출수신기
FI851374A0 (fi) Kontrollanordning foer digital signalamplitud.
KR860001366A (ko) Ic장치
FI850248L (fi) Kopplingsanordning foer digital nivaoreglering.
ATE56326T1 (de) Schaltungsanordnung zur kompensation des temperaturganges von gatterlaufzeiten.
JPS6473834A (en) Synchronizing system
JPS56115199A (en) Controlling device of stepping motor
JPS5421156A (en) Oscillation control circuit
JPS57147703A (en) Input and output controller
JPS536553A (en) Variable gain amplifier
JPS5539923A (en) Chinese character output system
RU1783471C (ru) Регул тор
JPS56123005A (en) Control method
JPS57182838A (en) Digital data connecting circuit
JPS5428549A (en) Automatic level controlling circuit
JPS56110130A (en) Priority concurrent circuit
JPS647237A (en) Storing area extending system

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties