FR2846765B1 - Registre tampon de sortie, circuit electronique et procede de delivrance de signaux l'utilisant - Google Patents

Registre tampon de sortie, circuit electronique et procede de delivrance de signaux l'utilisant

Info

Publication number
FR2846765B1
FR2846765B1 FR0213755A FR0213755A FR2846765B1 FR 2846765 B1 FR2846765 B1 FR 2846765B1 FR 0213755 A FR0213755 A FR 0213755A FR 0213755 A FR0213755 A FR 0213755A FR 2846765 B1 FR2846765 B1 FR 2846765B1
Authority
FR
France
Prior art keywords
same
electronic circuit
delivery method
signal delivery
stamp register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR0213755A
Other languages
English (en)
Other versions
FR2846765A1 (fr
Inventor
Bernard Ramanadin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SA
Original Assignee
STMicroelectronics SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics SA filed Critical STMicroelectronics SA
Priority to FR0213755A priority Critical patent/FR2846765B1/fr
Priority to US10/701,115 priority patent/US7016988B2/en
Publication of FR2846765A1 publication Critical patent/FR2846765A1/fr
Application granted granted Critical
Publication of FR2846765B1 publication Critical patent/FR2846765B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1054—Optical output buffers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G06F13/4072—Drivers or receivers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/106—Data output latches

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Logic Circuits (AREA)
  • Information Transfer Systems (AREA)
FR0213755A 2002-11-04 2002-11-04 Registre tampon de sortie, circuit electronique et procede de delivrance de signaux l'utilisant Expired - Fee Related FR2846765B1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
FR0213755A FR2846765B1 (fr) 2002-11-04 2002-11-04 Registre tampon de sortie, circuit electronique et procede de delivrance de signaux l'utilisant
US10/701,115 US7016988B2 (en) 2002-11-04 2003-11-04 Output buffer register, electronic circuit and method for delivering signals using same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR0213755A FR2846765B1 (fr) 2002-11-04 2002-11-04 Registre tampon de sortie, circuit electronique et procede de delivrance de signaux l'utilisant

Publications (2)

Publication Number Publication Date
FR2846765A1 FR2846765A1 (fr) 2004-05-07
FR2846765B1 true FR2846765B1 (fr) 2005-01-14

Family

ID=32104409

Family Applications (1)

Application Number Title Priority Date Filing Date
FR0213755A Expired - Fee Related FR2846765B1 (fr) 2002-11-04 2002-11-04 Registre tampon de sortie, circuit electronique et procede de delivrance de signaux l'utilisant

Country Status (2)

Country Link
US (1) US7016988B2 (fr)
FR (1) FR2846765B1 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060020726A1 (en) * 2004-07-25 2006-01-26 Kazuo Fujii Controlling enablement and disablement of computing device component
KR20140146867A (ko) * 2013-06-18 2014-12-29 에스케이하이닉스 주식회사 반도체 장치 및 그의 동작 방법

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0177280B1 (fr) * 1984-09-28 1991-05-29 Advanced Micro Devices, Inc. Circuit logique à sortie dynamiquement contrôlable
JPS63132562A (ja) * 1986-11-25 1988-06-04 Canon Inc イメ−ジセンサの信号処理方式
US5499382A (en) * 1993-09-20 1996-03-12 Nusinov; Eugene B. Circuit and method of bit-packing and bit-unpacking using a barrel shifter
US5416749A (en) * 1993-12-10 1995-05-16 S3, Incorporated Data retrieval from sequential-access memory device
US5596725A (en) * 1994-02-14 1997-01-21 Compaq Computer Corporation Fifo queue having replaceable entries
JP3293386B2 (ja) * 1995-01-24 2002-06-17 松下電器産業株式会社 集積回路
US5768624A (en) * 1996-02-28 1998-06-16 Opti Inc. Method and apparatus for employing ping-pong buffering with one level deep buffers for fast DRAM access
FR2779887B1 (fr) * 1998-06-12 2000-08-04 Sgs Thomson Microelectronics Circuit elementaire de memorisation
US6182256B1 (en) * 1998-06-16 2001-01-30 National Semiconductor Corporation Scan flip-flop that simultaneously holds logic values from a serial load and a subsequent parallel load
US6760392B1 (en) * 1999-11-12 2004-07-06 Advanced Micro Devices, Inc. Method and apparatus to provide fixed latency early response in a system with multiple clock domains with fixable clock ratios
US6525565B2 (en) * 2001-01-12 2003-02-25 Xilinx, Inc. Double data rate flip-flop

Also Published As

Publication number Publication date
US7016988B2 (en) 2006-03-21
US20040174752A1 (en) 2004-09-09
FR2846765A1 (fr) 2004-05-07

Similar Documents

Publication Publication Date Title
FR2842294B1 (fr) Procede et dispositif pour corriger le signal de sortie d'un resolveur
TWI340310B (en) Pulse output circuit, shift register and electronic equipment
FR2844057B1 (fr) Unite de traitement de signaux de radar et procede de traite ment de signaux de radar
FR2730107B1 (fr) Tampon de sortie de circuit integre tolerant aux surtensions
DE60317158D1 (de) Elektronische vorrichtung mit kommunikationsfähigkeit
DE60029524D1 (de) Flexible Leiterplatte, elektro-optische Vorrichtung und elektronisches Gerät
DE60311408D1 (de) Elektrooptische Vorrichtung, Herstellungsverfahren derselben und elektronisches Gerät
FR2872355B1 (fr) Circuit integre et procede pour generer un signal d'horloge
FR2832224B1 (fr) Dispositif electronique monolithique multicouches et procede de realisation d'un tel dispositif
FR2838879B1 (fr) Dispositif de connexion d'un boitier electronique
FR2839375B1 (fr) Dispositif a circuit integre a modes de communication multiples et procede pour le faire fonctionner
MA26301A1 (fr) Procede et dispositif pour la fabrication de poils
DE60219274D1 (de) Elektronische Vorrichtung
EP1605246A4 (fr) Procede de mesure, circuit de sortie de signaux de mesure, et appareil de mesure correspondant
FR2793904B1 (fr) Procede et dispositif de gestion d'un circuit electronique
DE60332304D1 (de) Oszillatorschaltung, elektronisches Gerät und Uhrwerk
SG108926A1 (en) Electronic balloting module and electronic balloting method
FR2846765B1 (fr) Registre tampon de sortie, circuit electronique et procede de delivrance de signaux l'utilisant
FR2804264B1 (fr) Procede et dispositif de paiement electronique
FR2814264B1 (fr) Dispositif electronique integre securise
FR2825502B1 (fr) Dispositif electronique d'aide a la navigation et procede utilisant un tel dispositif
FR2837982B1 (fr) Module de circuits integres et procede de fabrication correspondant
FR2839225B1 (fr) Procede et dispositif de traitement d'une transaction electronique
FR2822606B1 (fr) Circuit multiplicateur de signaux sinusoidaux
FR2825863B1 (fr) Procede de securisation d'un calcul d'exponentiation dans un dispositif electronique

Legal Events

Date Code Title Description
ST Notification of lapse

Effective date: 20070731