DE3688408D1 - Drucker-magnetbanddatenverbindungsprozessor. - Google Patents

Drucker-magnetbanddatenverbindungsprozessor.

Info

Publication number
DE3688408D1
DE3688408D1 DE8686900885T DE3688408T DE3688408D1 DE 3688408 D1 DE3688408 D1 DE 3688408D1 DE 8686900885 T DE8686900885 T DE 8686900885T DE 3688408 T DE3688408 T DE 3688408T DE 3688408 D1 DE3688408 D1 DE 3688408D1
Authority
DE
Germany
Prior art keywords
data link
link processor
data transfers
magnetic tape
tape data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8686900885T
Other languages
English (en)
Other versions
DE3688408T2 (de
Inventor
Jerrold Buggert
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unisys Corp
Original Assignee
Unisys Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Unisys Corp filed Critical Unisys Corp
Publication of DE3688408D1 publication Critical patent/DE3688408D1/de
Application granted granted Critical
Publication of DE3688408T2 publication Critical patent/DE3688408T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
  • Accessory Devices And Overall Control Thereof (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Surgical Instruments (AREA)
  • Vehicle Body Suspensions (AREA)
  • Control Of Throttle Valves Provided In The Intake System Or In The Exhaust System (AREA)
DE8686900885T 1985-01-07 1986-01-06 Drucker-magnetbanddatenverbindungsprozessor. Expired - Fee Related DE3688408T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/689,209 US4750107A (en) 1985-01-07 1985-01-07 Printer-tape data link processor with DMA slave controller which automatically switches between dual output control data chomels
PCT/US1986/000009 WO1986004169A1 (en) 1985-01-07 1986-01-06 Printer-tape data link processor

Publications (2)

Publication Number Publication Date
DE3688408D1 true DE3688408D1 (de) 1993-06-17
DE3688408T2 DE3688408T2 (de) 1993-08-26

Family

ID=24767486

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8686900885T Expired - Fee Related DE3688408T2 (de) 1985-01-07 1986-01-06 Drucker-magnetbanddatenverbindungsprozessor.

Country Status (8)

Country Link
US (1) US4750107A (de)
EP (1) EP0209565B1 (de)
JP (1) JPS62500962A (de)
AT (1) ATE89424T1 (de)
BR (1) BR8604530A (de)
CA (1) CA1246749A (de)
DE (1) DE3688408T2 (de)
WO (1) WO1986004169A1 (de)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07117886B2 (ja) * 1985-11-28 1995-12-18 キヤノン株式会社 デ−タ制御装置
JPS6336461A (ja) * 1986-07-31 1988-02-17 Pfu Ltd 汎用チャネル制御方式
US5070477A (en) * 1987-04-13 1991-12-03 Unisys Coporation Port adapter system including a controller for switching channels upon encountering a wait period of data transfer
US4905184A (en) * 1987-09-21 1990-02-27 Unisys Corporation Address control system for segmented buffer memory
US5121479A (en) * 1988-01-27 1992-06-09 Storage Technology Corporation Early start mode data transfer apparatus
US5003471A (en) * 1988-09-01 1991-03-26 Gibson Glenn A Windowed programmable data transferring apparatus which uses a selective number of address offset registers and synchronizes memory access to buffer
JPH0269821A (ja) * 1988-09-06 1990-03-08 Seiko Epson Corp 画像表示制御装置
US5012404A (en) * 1988-10-28 1991-04-30 United Technologies Corporation Integrated circuit remote terminal stores interface for communication between CPU and serial bus
US4888727A (en) * 1989-01-10 1989-12-19 Bull Hn Information Systems Inc. Peripheral controller with paged data buffer management
JP2550496B2 (ja) * 1989-03-30 1996-11-06 三菱電機株式会社 Ｄｍａコントローラ
JP2995752B2 (ja) * 1989-07-21 1999-12-27 日本電気株式会社 バスアーキテクチャ変換回路
GB9018990D0 (en) * 1990-08-31 1990-10-17 Ncr Co Register control for workstation interfacing means
JPH087715B2 (ja) * 1990-11-15 1996-01-29 インターナショナル・ビジネス・マシーンズ・コーポレイション データ処理装置及びアクセス制御方法
DE69124946T2 (de) * 1990-11-30 1997-09-18 Ibm Bidirektionaler FIFO-Puffer zur Schnittstellenbildung zwischen zwei Bussen
US5530901A (en) * 1991-11-28 1996-06-25 Ricoh Company, Ltd. Data Transmission processing system having DMA channels running cyclically to execute data transmission from host to memory and from memory to processing unit successively
US5386532A (en) * 1991-12-30 1995-01-31 Sun Microsystems, Inc. Method and apparatus for transferring data between a memory and a plurality of peripheral units through a plurality of data channels
EP0582535A1 (de) * 1992-07-07 1994-02-09 International Business Machines Corporation Verfahren zur automatischen Schrifttypenbestimmung bei gemeinsamer Verwendung von Anwendungen
US5499384A (en) * 1992-12-31 1996-03-12 Seiko Epson Corporation Input output control unit having dedicated paths for controlling the input and output of data between host processor and external device
AT400786B (de) * 1993-09-15 1996-03-25 Fendt Johann Mag Vorrichtung zur datenübertragung zwischen einem faxgerät und einer gegenstation
US5664223A (en) * 1994-04-05 1997-09-02 International Business Machines Corporation System for independently transferring data using two independently controlled DMA engines coupled between a FIFO buffer and two separate buses respectively
US5828903A (en) * 1994-09-30 1998-10-27 Intel Corporation System for performing DMA transfer with a pipeline control switching such that the first storage area contains location of a buffer for subsequent transfer
KR100200968B1 (ko) * 1996-10-17 1999-06-15 윤종용 화상형성장치의 호스트 인터페이스회로
JP2000048549A (ja) * 1998-08-03 2000-02-18 Fujitsu Ltd テープ装置

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3573852A (en) * 1968-08-30 1971-04-06 Texas Instruments Inc Variable time slot assignment of virtual processors
US4162520A (en) * 1976-09-30 1979-07-24 Burroughs Corporation Intelligent input-output interface control unit for input-output subsystem
US4371932A (en) * 1979-07-30 1983-02-01 International Business Machines Corp. I/O Controller for transferring data between a host processor and multiple I/O units
US4516199A (en) * 1979-10-11 1985-05-07 Nanodata Computer Corporation Data processing system
JPS5868346A (ja) * 1981-10-18 1983-04-23 Toshiba Corp デ−タ伝送システム
JPS5877034A (ja) * 1981-10-30 1983-05-10 Hitachi Ltd 記録方法
US4443850A (en) * 1981-12-01 1984-04-17 Burroughs Corporation Interface circuit for subsystem controller
US4538224A (en) * 1982-09-30 1985-08-27 At&T Bell Laboratories Direct memory access peripheral unit controller
US4543626A (en) * 1982-12-06 1985-09-24 Digital Equipment Corporation Apparatus and method for controlling digital data processing system employing multiple processors
US4549263A (en) * 1983-02-14 1985-10-22 Texas Instruments Incorporated Device interface controller for input/output controller
US4616337A (en) * 1983-03-30 1986-10-07 Burroughs Corporation Automatic read system for peripheral-controller
US4602331A (en) * 1983-06-30 1986-07-22 Burroughs Corporation Magnetic tape-data link processor providing automatic data transfer

Also Published As

Publication number Publication date
EP0209565A1 (de) 1987-01-28
BR8604530A (pt) 1987-07-14
US4750107A (en) 1988-06-07
ATE89424T1 (de) 1993-05-15
JPH0442698B2 (de) 1992-07-14
JPS62500962A (ja) 1987-04-16
WO1986004169A1 (en) 1986-07-17
DE3688408T2 (de) 1993-08-26
CA1246749A (en) 1988-12-13
EP0209565B1 (de) 1993-05-12

Similar Documents

Publication Publication Date Title
DE3688408T2 (de) Drucker-magnetbanddatenverbindungsprozessor.
JPS5789128A (en) Controlling system for information interchange
SG42889A1 (en) Personal computer with programmable threshold fifo registers for data transfer
ES487281A1 (es) Un metodo para hacer minimo numero de interrupciones de una unidad de tratamiento central
ES487173A1 (es) Un controlador de entrada-salida en un sistema de tratamien-to de datos
CA2080630A1 (en) Arbitration control logic for computer system having full bus architecture
EP0059794A3 (de) Datenverarbeitungsanlage
HK1012742A1 (en) Microprocessor architecture capable of supporting multiple heterogeneous processors
DE3650092T2 (de) E/a-steuerung mit zwei funktionen.
GR3023419T3 (en) Buffer memory subsystem for peripheral controllers and method
EP0379769A3 (de) Schreib-Lese/Schreib-Weitergabe-Speichersubsystemzyklus
ES8900206A1 (es) Sistema de interconexion entre un ordenador central y un controlador de disco.
DE3852261T2 (de) Prioritätszugriffssteuerungssystem zum Hauptspeicher für Rechner.
GB9019891D0 (en) Computer memory array control
JPS5750062A (en) Magnetic disk controller
BR9004931A (pt) Subsistema e metodo para transferencia de dados e informacao de status entre um dispositivo de controle de comunicacoes em serie com um controlador de dma e um sistema de computacao qualquer
JPS57117055A (en) Memory extension system of microcomputer
JPS6415843A (en) High-speed external memory
JPS56116138A (en) Input and output controller
GB9200207D0 (en) Computer memory array control
JPS54107235A (en) Interrupt control system
DE3071822D1 (en) High performance i/o controller for transferring data between a host processor and multiple i/o units
JPS644851A (en) Magnetic disk control system
JPS57767A (en) Controlling method for floppy disk
JPS57111646A (en) Floppy disc control system

Legal Events

Date Code Title Description
8339 Ceased/non-payment of the annual fee