DE3687984D1 - Programmierbares logik-array und gatter. - Google Patents
Programmierbares logik-array und gatter.Info
- Publication number
- DE3687984D1 DE3687984D1 DE8686308496T DE3687984T DE3687984D1 DE 3687984 D1 DE3687984 D1 DE 3687984D1 DE 8686308496 T DE8686308496 T DE 8686308496T DE 3687984 T DE3687984 T DE 3687984T DE 3687984 D1 DE3687984 D1 DE 3687984D1
- Authority
- DE
- Germany
- Prior art keywords
- gate
- programmable logic
- logic array
- array
- programmable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/01—Modifications for accelerating switching
- H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
- H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
- H03K19/01721—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits by means of a pull-up or down element
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
- H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/003—Changing the DC level
- H03K5/007—Base line stabilisation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
- H03K5/151—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with two complementary outputs
- H03K5/1515—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with two complementary outputs non-overlapping
Landscapes
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Nonlinear Science (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/891,514 US4779010A (en) | 1986-07-29 | 1986-07-29 | Monostable logic gate in a programmable logic array |
Publications (2)
Publication Number | Publication Date |
---|---|
DE3687984D1 true DE3687984D1 (de) | 1993-04-15 |
DE3687984T2 DE3687984T2 (de) | 1993-07-22 |
Family
ID=25398331
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE8686308496T Expired - Fee Related DE3687984T2 (de) | 1986-07-29 | 1986-10-31 | Programmierbares logik-array und gatter. |
Country Status (4)
Country | Link |
---|---|
US (1) | US4779010A (de) |
EP (1) | EP0254786B1 (de) |
JP (1) | JPS6338325A (de) |
DE (1) | DE3687984T2 (de) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4899308A (en) * | 1986-12-11 | 1990-02-06 | Fairchild Semiconductor Corporation | High density ROM in a CMOS gate array |
EP0387461A1 (de) * | 1989-03-14 | 1990-09-19 | International Business Machines Corporation | BICMOS-Schaltung mit vollem Spannungshub für logische Signale |
WO1993013629A1 (en) * | 1991-12-26 | 1993-07-08 | Altera Corporation | Eprom-based crossbar switch with zero standby power |
US5453707A (en) * | 1993-01-13 | 1995-09-26 | Nec Corporation | Polyphase clock generation circuit |
US5508640A (en) * | 1993-09-14 | 1996-04-16 | Intergraph Corporation | Dynamic CMOS logic circuit with precharge |
WO2023074194A1 (ja) | 2021-10-29 | 2023-05-04 | 富士フイルム株式会社 | 通風型消音器 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3862440A (en) * | 1972-09-14 | 1975-01-21 | Tokyo Shibaura Electric Co | Pulse transforming circuit arrangements using a clock pulse responsive delayed inverter means |
JPS5449039A (en) * | 1977-09-27 | 1979-04-18 | Mitsubishi Electric Corp | Logic circuit |
JPS5838032A (ja) * | 1981-08-13 | 1983-03-05 | Fujitsu Ltd | C―mosインバータ駆動用バッファ回路 |
US4437024A (en) * | 1981-10-22 | 1984-03-13 | Rca Corporation | Actively controlled input buffer |
JPS58121195A (ja) * | 1982-01-13 | 1983-07-19 | Nec Corp | プリチヤ−ジ信号発生回路 |
JPS60136420A (ja) * | 1983-12-24 | 1985-07-19 | Toshiba Corp | C mos論理回路 |
-
1986
- 1986-07-29 US US06/891,514 patent/US4779010A/en not_active Expired - Lifetime
- 1986-10-31 EP EP86308496A patent/EP0254786B1/de not_active Expired - Lifetime
- 1986-10-31 DE DE8686308496T patent/DE3687984T2/de not_active Expired - Fee Related
-
1987
- 1987-07-29 JP JP62187862A patent/JPS6338325A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
JPS6338325A (ja) | 1988-02-18 |
US4779010A (en) | 1988-10-18 |
EP0254786A1 (de) | 1988-02-03 |
EP0254786B1 (de) | 1993-03-10 |
DE3687984T2 (de) | 1993-07-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3788974T2 (de) | Programmierbare Array-Logik-Zelle. | |
DE3876865T2 (de) | Elektrisch loeschbarer und programmierbarer nur-lese-speicher. | |
DE3782106T2 (de) | Programmierbares cmos-logik-array. | |
IT1235679B (it) | Dispositivo programmabile integrato di tipo misto, logico ed analogico. | |
DE3751031D1 (de) | Programmierbarer Difibrillator. | |
DE69020306T2 (de) | Programmierbare logische Steuerungseinheiten. | |
DE3786085T2 (de) | Dichtungsmaterial und daraus hergestellte dichtung. | |
DE69012053D1 (de) | Dichtung und Dichtungsaufbau. | |
DE69022102T2 (de) | Rotierendes Förderglied und Fördervorrichtung. | |
DE3787645D1 (de) | Gleitvorrichtung und ventilanordnung. | |
DE69000467T2 (de) | Bis-aza-bicyclische anxiolytica und antidepressiva. | |
DE69031832D1 (de) | Programmierbare logische gatter | |
DE68920908D1 (de) | Programmierbare Logik-Vorrichtung. | |
DE68919172D1 (de) | MOSFET und dessen Herstellungsverfahren. | |
DE3884062D1 (de) | Programmierbare logische Einrichtung. | |
DE3788704T2 (de) | Speichersteuerungsanordnung und Logik-in-Speichervorrichtung. | |
DE3786747T2 (de) | Programmierbare logische Anordnung. | |
DE3772062D1 (de) | Nichtfluechtiger programmierbarer halbleiterspeicher. | |
DE3750799T2 (de) | Übertragungsaufzeichnungsmaterial und Herstellungsverfahren. | |
DE68908037T2 (de) | Polyätherimid-Mischungen und Formverfahren. | |
DE3687984T2 (de) | Programmierbares logik-array und gatter. | |
DE69011337T2 (de) | Polyhalodihydrodioxine und polyhalodioxole. | |
DE68923775D1 (de) | Elektrisch löschbarer und programmierbarer Nur-Lese-Speicher. | |
DE68906340D1 (de) | Tetrahydronaphthalin und indan-derivate. | |
DE3786748T2 (de) | Programmierbare logische Anordnung. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |