JPS5449039A - Logic circuit - Google Patents
Logic circuitInfo
- Publication number
- JPS5449039A JPS5449039A JP11625777A JP11625777A JPS5449039A JP S5449039 A JPS5449039 A JP S5449039A JP 11625777 A JP11625777 A JP 11625777A JP 11625777 A JP11625777 A JP 11625777A JP S5449039 A JPS5449039 A JP S5449039A
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- input signal
- logic circuit
- nand6
- nor7
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/1733—Controllable logic circuits
Abstract
PURPOSE:To reduce the chip size of a logic circuit with an AND/OR function by eliminating the need of an AND-NOR circuit only by adding two set/reset MOS transistors. CONSTITUTION:To function to operate OR, input terminals T5 and T6 are supplied with [1]. At this time, if the input signal to data input terminal T1 is [1], outputs of NAND6 and NOR7 are both [0], so that Q5 and Q8 will turn ON and OFF respectively. Supplying [1] to control terminal T2 causes inverter IV1 to output [1]. In addition, supplying input signal [0] to terminal T1 causes NAND6 and NOR7 to output signals [1] and [0], and Q5 and Q8 both turn OFF, so that IVs 1 and 2 will remain in the data holding states and the output signal will not change if the input signal to terminal T2 turns into [1]. That results in that the AND/OR operation has been achieved.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11625777A JPS5449039A (en) | 1977-09-27 | 1977-09-27 | Logic circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11625777A JPS5449039A (en) | 1977-09-27 | 1977-09-27 | Logic circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5449039A true JPS5449039A (en) | 1979-04-18 |
Family
ID=14682625
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11625777A Pending JPS5449039A (en) | 1977-09-27 | 1977-09-27 | Logic circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5449039A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6010910A (en) * | 1983-06-30 | 1985-01-21 | インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション | Latch circuit array |
US4779010A (en) * | 1986-07-29 | 1988-10-18 | Advanced Micro Devices, Inc. | Monostable logic gate in a programmable logic array |
-
1977
- 1977-09-27 JP JP11625777A patent/JPS5449039A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6010910A (en) * | 1983-06-30 | 1985-01-21 | インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション | Latch circuit array |
US4779010A (en) * | 1986-07-29 | 1988-10-18 | Advanced Micro Devices, Inc. | Monostable logic gate in a programmable logic array |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5449039A (en) | Logic circuit | |
GB1107978A (en) | Logic circuit | |
JPS55141825A (en) | Cmos output circuit | |
JPS5616225A (en) | Input selection circuit for microcomputer | |
JPS57194378A (en) | Test circuit of electronic clock | |
JPS5534577A (en) | Clock driver circuit | |
JPS5493343A (en) | Semiconductor integrated circuit | |
JPS5691536A (en) | Multiple-valued level output circuit | |
JPS6442720A (en) | Clock generating circuit | |
JPS57168324A (en) | Bus control circuit | |
JPS57208689A (en) | Memory control device | |
SU686146A1 (en) | Multifunction logic element | |
JPS54124664A (en) | Integrated circuit unit | |
JPS5516593A (en) | Logic circuit with shared transistor | |
JPS5456350A (en) | Exclusive logical sum circuit | |
JPS6413808A (en) | Latching circuit | |
JPS5523679A (en) | Logic integrated circuit | |
JPS6435639A (en) | Rom/ram memory access switching circuit | |
JPS5578322A (en) | Input/output circuit of microcomputer | |
JPS5585144A (en) | Logic circuit of logic selection type | |
JPS55147035A (en) | Three phase pulse generating circuit | |
JPS5712479A (en) | Address inverting circuit | |
JPS556986A (en) | Remote multiple transmission control unit | |
JPS5550732A (en) | Integrated latch circuit | |
JPS55112039A (en) | Logic circuit |