JPS55147035A - Three phase pulse generating circuit - Google Patents
Three phase pulse generating circuitInfo
- Publication number
- JPS55147035A JPS55147035A JP5670579A JP5670579A JPS55147035A JP S55147035 A JPS55147035 A JP S55147035A JP 5670579 A JP5670579 A JP 5670579A JP 5670579 A JP5670579 A JP 5670579A JP S55147035 A JPS55147035 A JP S55147035A
- Authority
- JP
- Japan
- Prior art keywords
- output
- signal
- phase pulse
- eor4
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
- H03K5/15013—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs
Abstract
PURPOSE:To obtain the three phase pulse with longer life and small size, by providing three circuits one circuit of which consists J-K type FF, two AND gate AND and exclusive OR gate EOR. CONSTITUTION:To the terminal T of FF1-3 in the circuit consisting or FF1-3, EOR4-9, AND10-15 and NOR gate NOR16, the clock signal is fed from the terminal 17 and control signal of 0 is input to the therminal 18 connected to one input of EOR4-6. When this signal is 0, forward three phase signal is selected and when 1, reversing three phase signal is selected. When the output Q of FF1-3 is respectively 0, 0, 1 at forward mode, the output of EOR4-6 is also 0, 0, 1, and 1, 0 are input to EOR7 and the output is 1 due to disagreement to open the AND10, 11. In this case, when the clock is fed to the terminal 17, the output of each FF is 1, 0, 1, and it is 1, 0, 0 at the next clock to output the three phase pulse to the terminals 19-21. Since this circuit consists of electronic circuit, it has long life and the size is small.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5670579A JPS55147035A (en) | 1979-05-04 | 1979-05-04 | Three phase pulse generating circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5670579A JPS55147035A (en) | 1979-05-04 | 1979-05-04 | Three phase pulse generating circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55147035A true JPS55147035A (en) | 1980-11-15 |
JPS6333733B2 JPS6333733B2 (en) | 1988-07-06 |
Family
ID=13034879
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5670579A Granted JPS55147035A (en) | 1979-05-04 | 1979-05-04 | Three phase pulse generating circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55147035A (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0771403B2 (en) * | 1989-09-27 | 1995-08-02 | 井関農機株式会社 | Fertilizer rice transplanter |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5136175U (en) * | 1974-09-11 | 1976-03-17 |
-
1979
- 1979-05-04 JP JP5670579A patent/JPS55147035A/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5136175U (en) * | 1974-09-11 | 1976-03-17 |
Also Published As
Publication number | Publication date |
---|---|
JPS6333733B2 (en) | 1988-07-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5483341A (en) | Digital integrated circuit | |
JPS55147035A (en) | Three phase pulse generating circuit | |
JPS54154964A (en) | Programable counter | |
JPS5248922A (en) | Variable phase control circuit | |
JPS5283055A (en) | Logical circuit with majority decision function and selection function | |
JPS5260544A (en) | Signal converter circuit | |
JPS6422106A (en) | Duty ratio control circuit for pulse signal | |
JPS53138245A (en) | Reversible shift register | |
JPS57194378A (en) | Test circuit of electronic clock | |
JPS6442720A (en) | Clock generating circuit | |
JPS5654142A (en) | Timing generating circuit | |
JPS5352348A (en) | Cmos input circuit | |
JPS51124360A (en) | Non-coincident circuit | |
JPS53138267A (en) | Output driver circuit | |
JPS53138250A (en) | Output buffer circuit | |
JPS5449039A (en) | Logic circuit | |
JPS52120662A (en) | Pulse generator circuit | |
JPS5363954A (en) | Current mirror circuit | |
JPS5362437A (en) | Integrated circuit logic system | |
FR2433263A1 (en) | Control circuit for flip=flop - has inverter with two NOR circuits, OR circuits and flip=flop using time signal (BE 8.2.80) | |
JPS52132768A (en) | Current switching type logic circuit | |
JPS5441661A (en) | Counter | |
JPS53102639A (en) | Control card | |
JPS5456350A (en) | Exclusive logical sum circuit | |
JPS5737920A (en) | Integrated circuit |