JPS5493343A - Semiconductor integrated circuit - Google Patents
Semiconductor integrated circuitInfo
- Publication number
- JPS5493343A JPS5493343A JP15844877A JP15844877A JPS5493343A JP S5493343 A JPS5493343 A JP S5493343A JP 15844877 A JP15844877 A JP 15844877A JP 15844877 A JP15844877 A JP 15844877A JP S5493343 A JPS5493343 A JP S5493343A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- output
- power supply
- semiconductor integrated
- given value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
Landscapes
- Logic Circuits (AREA)
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
Abstract
PURPOSE:To avoid the destruction of the output circuit, by holding the output terminal of the logic circuit at high impedance with the output signal of the voltage detection circuit outputting signal when the power supply voltage reaches a given value, in tristate output type semiconductor integrated circuit. CONSTITUTION:The tristate control circuit 1 is connected to the tristate output type semiconductor integrated circuits 31,32...3n, and the integrated circuits 31,31...3n are connected to the bus line 2. Further, every integrated circuit is provided with the power supply detection circuit 6 outputting singal when the power supply voltage Vcc reaches a given value, and the output of the detection circuit 6 is fed to another input of the NOT sum circuit feeding the output of the control circuit 1 to one input, the inverter 4 is controlled with the output signal of the circuit 5, holding the output of the integrated circuits 31,32...3n to a high impedance until the power supply voltage Vcc reaches a given value.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15844877A JPS5493343A (en) | 1977-12-30 | 1977-12-30 | Semiconductor integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15844877A JPS5493343A (en) | 1977-12-30 | 1977-12-30 | Semiconductor integrated circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5493343A true JPS5493343A (en) | 1979-07-24 |
Family
ID=15671970
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15844877A Pending JPS5493343A (en) | 1977-12-30 | 1977-12-30 | Semiconductor integrated circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5493343A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5949620A (en) * | 1982-08-02 | 1984-03-22 | フエアチアイルド・カメラ・アンド・インストルメント・コ−ポレ−シヨン | Power source threshold activation circuit |
JPS5952920A (en) * | 1982-08-16 | 1984-03-27 | アナログ デバイセス インコ−ポレ−テツド | 3-state type output buffer |
JPS6462020A (en) * | 1987-09-01 | 1989-03-08 | Fujitsu Ltd | Gate array |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5027466A (en) * | 1973-07-10 | 1975-03-20 |
-
1977
- 1977-12-30 JP JP15844877A patent/JPS5493343A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5027466A (en) * | 1973-07-10 | 1975-03-20 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5949620A (en) * | 1982-08-02 | 1984-03-22 | フエアチアイルド・カメラ・アンド・インストルメント・コ−ポレ−シヨン | Power source threshold activation circuit |
JPS5952920A (en) * | 1982-08-16 | 1984-03-27 | アナログ デバイセス インコ−ポレ−テツド | 3-state type output buffer |
JPS6462020A (en) * | 1987-09-01 | 1989-03-08 | Fujitsu Ltd | Gate array |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0198677A3 (en) | Programmable logic storage element for programmable logic devices | |
JPS5483341A (en) | Digital integrated circuit | |
JPS57116424A (en) | Parallel-to-serial converting circuit | |
JPS5616316A (en) | Schmitt circuit of cmos | |
GB1252036A (en) | ||
JPS5493343A (en) | Semiconductor integrated circuit | |
JPS54102961A (en) | Electronic circuit | |
JPS5534577A (en) | Clock driver circuit | |
GB1405450A (en) | Pulse generating circuit | |
JPS5648721A (en) | Integrated circuit | |
GB1118539A (en) | Logic transistor circuit | |
JPS5616225A (en) | Input selection circuit for microcomputer | |
FR2400286A1 (en) | AC switching system with logic circuit - has threshold circuit and turn-on signal shaper in front of and behind logic circuit | |
JPS5449039A (en) | Logic circuit | |
JPS5550732A (en) | Integrated latch circuit | |
JPS57194378A (en) | Test circuit of electronic clock | |
GB1071293A (en) | Current steered logic circuits | |
JPS57133663A (en) | Output circuit | |
JPS5691536A (en) | Multiple-valued level output circuit | |
JPS5713527A (en) | Constant voltage generating circuit | |
JPS55147039A (en) | Logic circuit | |
GB1098875A (en) | Parity check gate circuit | |
JPS55147833A (en) | Logical integrated circuit easy to check | |
JPS5768929A (en) | Flip-flop circuit | |
JPS5634234A (en) | Buffer circuit |