DE3884062D1 - Programmierbare logische Einrichtung. - Google Patents
Programmierbare logische Einrichtung.Info
- Publication number
- DE3884062D1 DE3884062D1 DE88305356T DE3884062T DE3884062D1 DE 3884062 D1 DE3884062 D1 DE 3884062D1 DE 88305356 T DE88305356 T DE 88305356T DE 3884062 T DE3884062 T DE 3884062T DE 3884062 D1 DE3884062 D1 DE 3884062D1
- Authority
- DE
- Germany
- Prior art keywords
- programmable logic
- logic device
- programmable
- logic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
- H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
Landscapes
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Logic Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62145035A JPS63310215A (ja) | 1987-06-12 | 1987-06-12 | プログラマブル論理回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE3884062D1 true DE3884062D1 (de) | 1993-10-21 |
DE3884062T2 DE3884062T2 (de) | 1994-01-20 |
Family
ID=15375896
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE88305356T Expired - Fee Related DE3884062T2 (de) | 1987-06-12 | 1988-06-10 | Programmierbare logische Einrichtung. |
Country Status (5)
Country | Link |
---|---|
US (1) | US4912677A (de) |
EP (1) | EP0295142B1 (de) |
JP (1) | JPS63310215A (de) |
KR (1) | KR910005606B1 (de) |
DE (1) | DE3884062T2 (de) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5309091A (en) * | 1986-09-19 | 1994-05-03 | Actel Corporation | Testability architecture and techniques for programmable interconnect architecture |
US5365165A (en) * | 1986-09-19 | 1994-11-15 | Actel Corporation | Testability architecture and techniques for programmable interconnect architecture |
US5083083A (en) * | 1986-09-19 | 1992-01-21 | Actel Corporation | Testability architecture and techniques for programmable interconnect architecture |
US5341092A (en) * | 1986-09-19 | 1994-08-23 | Actel Corporation | Testability architecture and techniques for programmable interconnect architecture |
US5198705A (en) * | 1990-05-11 | 1993-03-30 | Actel Corporation | Logic module with configurable combinational and sequential blocks |
EP0619926A1 (de) * | 1991-12-31 | 1994-10-19 | Honeywell Inc. | Komplementäre logik mit n-kanal ausgangstransistoren |
JP2716906B2 (ja) * | 1992-03-27 | 1998-02-18 | 株式会社東芝 | 不揮発性半導体記憶装置 |
US5319261A (en) * | 1992-07-30 | 1994-06-07 | Aptix Corporation | Reprogrammable interconnect architecture using fewer storage cells than switches |
JP3333352B2 (ja) * | 1995-04-12 | 2002-10-15 | 株式会社東芝 | 半導体記憶装置 |
US5781031A (en) * | 1995-11-21 | 1998-07-14 | International Business Machines Corporation | Programmable logic array |
US5936426A (en) * | 1997-02-03 | 1999-08-10 | Actel Corporation | Logic function module for field programmable array |
US6518787B1 (en) * | 2000-09-21 | 2003-02-11 | Triscend Corporation | Input/output architecture for efficient configuration of programmable input/output cells |
US6856542B2 (en) * | 2002-06-04 | 2005-02-15 | Stmicroelectronics, Inc. | Programmable logic device circuit and method of fabricating same |
US6882555B2 (en) * | 2003-06-18 | 2005-04-19 | Lattice Semiconductor Corporation | Bi-directional buffering for memory data lines |
JP2005341565A (ja) * | 2004-05-29 | 2005-12-08 | Samsung Electronics Co Ltd | イネーブル装置を含む動的でプログラム可能なロジッグアレイ |
US7180813B2 (en) * | 2004-12-15 | 2007-02-20 | Stmicroelectronics, Inc. | Programmable system device having a shared power supply voltage generator for FLASH and PLD modules |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IT1063025B (it) * | 1975-04-29 | 1985-02-11 | Siemens Ag | Disposizione circuitale logica integrata e programmabile |
US4313106A (en) * | 1980-06-30 | 1982-01-26 | Rca Corporation | Electrically programmable logic array |
US4661922A (en) * | 1982-12-08 | 1987-04-28 | American Telephone And Telegraph Company | Programmed logic array with two-level control timing |
US4488229A (en) * | 1982-12-08 | 1984-12-11 | At&T Bell Laboratories | PLA-Based finite state machine with two-level control timing and same-cycle decision-making capability |
US4745579A (en) * | 1986-02-07 | 1988-05-17 | Silicon Communications Corporation | Electrically erasable programmable logic array (EEPLA) |
-
1987
- 1987-06-12 JP JP62145035A patent/JPS63310215A/ja active Granted
-
1988
- 1988-06-10 EP EP88305356A patent/EP0295142B1/de not_active Expired - Lifetime
- 1988-06-10 US US07/204,842 patent/US4912677A/en not_active Expired - Fee Related
- 1988-06-10 DE DE88305356T patent/DE3884062T2/de not_active Expired - Fee Related
- 1988-06-11 KR KR8807026A patent/KR910005606B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
DE3884062T2 (de) | 1994-01-20 |
EP0295142A2 (de) | 1988-12-14 |
KR910005606B1 (en) | 1991-07-31 |
KR890001289A (ko) | 1989-03-20 |
EP0295142B1 (de) | 1993-09-15 |
US4912677A (en) | 1990-03-27 |
JPS63310215A (ja) | 1988-12-19 |
JPH0575293B2 (de) | 1993-10-20 |
EP0295142A3 (en) | 1990-06-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3875909D1 (de) | Programmierbare logische vorrichtung. | |
DE3854361D1 (de) | Programmierbare Protokollvorrichtung. | |
DE68917235D1 (de) | Programmierbare logische Schaltung. | |
DE3751031D1 (de) | Programmierbarer Difibrillator. | |
DE3886487D1 (de) | Programmierbare logische Vorrichtung. | |
DE3778413D1 (de) | Programmierbarer anschlusskasten. | |
DE3864724D1 (de) | Verpackungsvorrichtung. | |
NO903620L (no) | Hoeyhastighetsprogrammerbare deler. | |
DE3872184D1 (de) | Logikanalysator. | |
DE68920908D1 (de) | Programmierbare Logik-Vorrichtung. | |
DE3889829D1 (de) | Entwicklungsvorrichtung. | |
DE3884062D1 (de) | Programmierbare logische Einrichtung. | |
NO884364L (no) | Hoeyfrekvens-varmeinnretning. | |
DE3889188D1 (de) | Programmierbares logisches Feld. | |
NO885690L (no) | Sentreringsanordning. | |
NO884848D0 (no) | Optisk logikk-innretning. | |
DE3872259D1 (de) | Haltevorrichtung. | |
DE3888745D1 (de) | Eingangs-Ausgangs-Einrichtung. | |
NO882194D0 (no) | Fly-radaranordning. | |
DE3878376D1 (de) | Programmierbares muldex. | |
DE3869496D1 (de) | Entwicklungsvorrichtung. | |
DE3853189D1 (de) | Formvorrichtung. | |
IT8821159A0 (it) | Recipiente. | |
DE3863928D1 (de) | Programmierbare schaltungsanordnung. | |
DE3886713D1 (de) | Behälter. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |