DE3576241D1 - Verfahren zur herstellung einer halbleiteranordnung mittels einer plasmabehandlung. - Google Patents
Verfahren zur herstellung einer halbleiteranordnung mittels einer plasmabehandlung.Info
- Publication number
- DE3576241D1 DE3576241D1 DE8585201599T DE3576241T DE3576241D1 DE 3576241 D1 DE3576241 D1 DE 3576241D1 DE 8585201599 T DE8585201599 T DE 8585201599T DE 3576241 T DE3576241 T DE 3576241T DE 3576241 D1 DE3576241 D1 DE 3576241D1
- Authority
- DE
- Germany
- Prior art keywords
- producing
- semiconductor device
- plasma treatment
- plasma
- treatment
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 238000009832 plasma treatment Methods 0.000 title 1
- 239000004065 semiconductor Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
- H01L21/02312—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a gas or vapour
- H01L21/02315—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
- H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
- H01L21/02211—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/318—Inorganic layers composed of nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/318—Inorganic layers composed of nitrides
- H01L21/3185—Inorganic layers composed of nitrides of siliconnitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
- H01L21/3245—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering of AIIIBV compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Plasma & Fusion (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Ceramic Engineering (AREA)
- Formation Of Insulating Films (AREA)
- Junction Field-Effect Transistors (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR8415484A FR2571542B1 (fr) | 1984-10-09 | 1984-10-09 | Procede de realisation d'un dispositif semiconducteur incluant l'action de plasma |
Publications (1)
Publication Number | Publication Date |
---|---|
DE3576241D1 true DE3576241D1 (de) | 1990-04-05 |
Family
ID=9308485
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE8585201599T Expired - Lifetime DE3576241D1 (de) | 1984-10-09 | 1985-10-03 | Verfahren zur herstellung einer halbleiteranordnung mittels einer plasmabehandlung. |
Country Status (5)
Country | Link |
---|---|
US (1) | US4645683A (de) |
EP (1) | EP0180268B1 (de) |
JP (1) | JP2540489B2 (de) |
DE (1) | DE3576241D1 (de) |
FR (1) | FR2571542B1 (de) |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5021365A (en) * | 1986-06-16 | 1991-06-04 | International Business Machines Corporation | Compound semiconductor interface control using cationic ingredient oxide to prevent fermi level pinning |
US4786616A (en) * | 1987-06-12 | 1988-11-22 | American Telephone And Telegraph Company | Method for heteroepitaxial growth using multiple MBE chambers |
US4854263B1 (en) * | 1987-08-14 | 1997-06-17 | Applied Materials Inc | Inlet manifold and methods for increasing gas dissociation and for PECVD of dielectric films |
US4855258A (en) * | 1987-10-22 | 1989-08-08 | Ncr Corporation | Native oxide reduction for sealing nitride deposition |
US4859253A (en) * | 1988-07-20 | 1989-08-22 | International Business Machines Corporation | Method for passivating a compound semiconductor surface and device having improved semiconductor-insulator interface |
US5179029A (en) * | 1990-02-07 | 1993-01-12 | At&T Bell Laboratories | Hydrogen plasma passivation of GaAs |
US5223458A (en) * | 1990-12-18 | 1993-06-29 | Raytheon Company | Method of manufacturing a III-V semiconductor device using a self-biased substrate and a plasma containing an electronegative species |
US5468689A (en) * | 1993-11-16 | 1995-11-21 | At&T Corp. | Method for preparation of silicon nitride gallium diffusion barrier for use in molecular beam epitaxial growth of gallium arsenide |
JPH0822945A (ja) * | 1994-07-07 | 1996-01-23 | Fujitsu Ltd | 半導体装置の製造方法 |
US5939333A (en) | 1996-05-30 | 1999-08-17 | Micron Technology, Inc. | Silicon nitride deposition method |
US6872429B1 (en) * | 1997-06-30 | 2005-03-29 | Applied Materials, Inc. | Deposition of tungsten nitride using plasma pretreatment in a chemical vapor deposition chamber |
US6613695B2 (en) * | 2000-11-24 | 2003-09-02 | Asm America, Inc. | Surface preparation prior to deposition |
US6960537B2 (en) | 2001-10-02 | 2005-11-01 | Asm America, Inc. | Incorporation of nitrogen into high k dielectric film |
US8557702B2 (en) | 2009-02-02 | 2013-10-15 | Asm America, Inc. | Plasma-enhanced atomic layers deposition of conductive material over dielectric layers |
US11384448B1 (en) | 2018-06-06 | 2022-07-12 | United States Of America As Represented By The Secretary Of The Air Force | Optimized Heteroepitaxial growth of semiconductors |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5247377A (en) * | 1975-10-13 | 1977-04-15 | Semiconductor Res Found | Method of inactivating surface of group iii-v compound semiconductor |
US4331737A (en) * | 1978-04-01 | 1982-05-25 | Zaidan Hojin Handotai Kenkyu Shinkokai | Oxynitride film and its manufacturing method |
US4361461A (en) * | 1981-03-13 | 1982-11-30 | Bell Telephone Laboratories, Incorporated | Hydrogen etching of semiconductors and oxides |
US4448633A (en) * | 1982-11-29 | 1984-05-15 | United Technologies Corporation | Passivation of III-V semiconductor surfaces by plasma nitridation |
US4455351A (en) * | 1983-06-13 | 1984-06-19 | At&T Bell Laboratories | Preparation of photodiodes |
-
1984
- 1984-10-09 FR FR8415484A patent/FR2571542B1/fr not_active Expired
-
1985
- 1985-10-03 EP EP85201599A patent/EP0180268B1/de not_active Expired - Lifetime
- 1985-10-03 DE DE8585201599T patent/DE3576241D1/de not_active Expired - Lifetime
- 1985-10-04 US US06/784,011 patent/US4645683A/en not_active Expired - Lifetime
- 1985-10-09 JP JP60223854A patent/JP2540489B2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP0180268A1 (de) | 1986-05-07 |
FR2571542B1 (fr) | 1987-01-23 |
FR2571542A1 (fr) | 1986-04-11 |
JP2540489B2 (ja) | 1996-10-02 |
US4645683A (en) | 1987-02-24 |
EP0180268B1 (de) | 1990-02-28 |
JPS61129833A (ja) | 1986-06-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3672450D1 (de) | Verfahren zur herstellung einer halbleiteranordnung mittels einer implantationsmaske. | |
DE3777047D1 (de) | Verfahren zur herstellung einer anschlusselektrode einer halbleiteranordnung. | |
DE3676367D1 (de) | Verfahren zur herstellung von halbleiteranordnungen mittels einer mechanischen verbindung von zwei koerpern. | |
DE3686125T2 (de) | Verfahren zur herstellung einer integrierten schaltung. | |
AT382780B (de) | Verfahren zur herstellung einer insulinloesung | |
AT385201B (de) | Verfahren zur herstellung einer antiinflammatorischen ophthalmischen loesung | |
DE3583183D1 (de) | Verfahren zur herstellung eines halbleitersubstrates. | |
DE3381185D1 (de) | Verfahren zur herstellung einer vertikalen leistungs-mosfet-struktur. | |
DE3686315D1 (de) | Verfahren zur herstellung einer halbleiterstruktur. | |
DE3680551D1 (de) | Verfahren zur herstellung von halbleiteranordnungen mittels eines bondierungsverfahrens. | |
DE3788486D1 (de) | Verfahren zur Herstellung einer monolithischen Hochspannungshalbleiterschaltung. | |
DE3576241D1 (de) | Verfahren zur herstellung einer halbleiteranordnung mittels einer plasmabehandlung. | |
DE68907507D1 (de) | Verfahren zur herstellung einer halbleitervorrichtung. | |
DE3381128D1 (de) | Verfahren zur herstellung einer isolationszone. | |
DE3483466D1 (de) | Verfahren zur herstellung einer halbleiteranordnung mittels einer selektiven dampfphasenanwuchstechnik. | |
DE3582143D1 (de) | Verfahren zur herstellung einer halbleitervorrichtung. | |
DE3689164D1 (de) | Verfahren zur Herstellung einer elastischen Form. | |
DE69028397T2 (de) | Verfahren zur herstellung einer halbleitervorrichtung | |
DE3684844D1 (de) | Verfahren zur herstellung einer halbleiteranordnung mittels der herstellung einer vielschichtigen verbindungsstruktur. | |
DE3779802T2 (de) | Verfahren zur herstellung einer halbleiteranordnung. | |
DE3484526D1 (de) | Verfahren zur herstellung einer halbleiteranordnung. | |
AT380463B (de) | Verfahren zur herstellung von silizium | |
DE3672526D1 (de) | Verfahren zur herstellung eines halbleiterbauelementes mittels ionenimplantation. | |
DE3671811D1 (de) | Verfahren zur herstellung von halbleiteranordnungen mittels gasaetzen. | |
DE3673208D1 (de) | Verfahren zur herstellung einer ldd-halbleiteranordnung. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8327 | Change in the person/name/address of the patent owner |
Owner name: PHILIPS ELECTRONICS N.V., EINDHOVEN, NL |
|
8327 | Change in the person/name/address of the patent owner |
Owner name: KONINKLIJKE PHILIPS ELECTRONICS N.V., EINDHOVEN, N |
|
8339 | Ceased/non-payment of the annual fee |