DE3673208D1 - Verfahren zur herstellung einer ldd-halbleiteranordnung. - Google Patents

Verfahren zur herstellung einer ldd-halbleiteranordnung.

Info

Publication number
DE3673208D1
DE3673208D1 DE8686302357T DE3673208T DE3673208D1 DE 3673208 D1 DE3673208 D1 DE 3673208D1 DE 8686302357 T DE8686302357 T DE 8686302357T DE 3673208 T DE3673208 T DE 3673208T DE 3673208 D1 DE3673208 D1 DE 3673208D1
Authority
DE
Germany
Prior art keywords
producing
semiconductor arrangement
ldd
ldd semiconductor
arrangement
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE8686302357T
Other languages
English (en)
Inventor
Riichirou C O Patent Divi Aoki
Katsuya C O Patent Div Okumura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Application granted granted Critical
Publication of DE3673208D1 publication Critical patent/DE3673208D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/92Capacitors with potential-jump barrier or surface barrier
    • H01L29/94Metal-insulator-semiconductors, e.g. MOS
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4916Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
    • H01L29/4925Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4916Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
    • H01L29/4925Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement
    • H01L29/4933Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement with a silicide layer contacting the silicon layer, e.g. Polycide gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568Lateral single gate silicon transistors
    • H01L29/66575Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
    • H01L29/6659Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
DE8686302357T 1985-03-29 1986-03-27 Verfahren zur herstellung einer ldd-halbleiteranordnung. Expired - Lifetime DE3673208D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60065428A JPS61224459A (ja) 1985-03-29 1985-03-29 半導体装置およびその製造方法

Publications (1)

Publication Number Publication Date
DE3673208D1 true DE3673208D1 (de) 1990-09-13

Family

ID=13286804

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8686302357T Expired - Lifetime DE3673208D1 (de) 1985-03-29 1986-03-27 Verfahren zur herstellung einer ldd-halbleiteranordnung.

Country Status (4)

Country Link
EP (1) EP0197738B1 (de)
JP (1) JPS61224459A (de)
KR (1) KR890004982B1 (de)
DE (1) DE3673208D1 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0752774B2 (ja) * 1988-04-25 1995-06-05 日本電気株式会社 半導体装置
JP2513023B2 (ja) * 1988-10-24 1996-07-03 三菱電機株式会社 電界効果型半導体装置およびその製造方法
US5153145A (en) * 1989-10-17 1992-10-06 At&T Bell Laboratories Fet with gate spacer
KR960000225B1 (ko) * 1991-08-26 1996-01-03 가부시키가이샤 한도오따이 에네루기 겐큐쇼 절연게이트형 반도체장치의 제작방법
TW201848B (de) * 1991-11-08 1993-03-11 Advanced Micro Devices Inc
JP3437863B2 (ja) 1993-01-18 2003-08-18 株式会社半導体エネルギー研究所 Mis型半導体装置の作製方法
TW297142B (de) 1993-09-20 1997-02-01 Handotai Energy Kenkyusho Kk
US6777763B1 (en) 1993-10-01 2004-08-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for fabricating the same
JP3030368B2 (ja) 1993-10-01 2000-04-10 株式会社半導体エネルギー研究所 半導体装置およびその作製方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3899363A (en) * 1974-06-28 1975-08-12 Ibm Method and device for reducing sidewall conduction in recessed oxide pet arrays
JPS58500680A (ja) * 1981-05-04 1983-04-28 モトロ−ラ・インコ−ポレ−テツド 低抵抗合成金属導体を具えた半導体デバイスおよびその製造方法
US4503601A (en) * 1983-04-18 1985-03-12 Ncr Corporation Oxide trench structure for polysilicon gates and interconnects
JPS59220971A (ja) * 1983-05-31 1984-12-12 Toshiba Corp 半導体装置の製造方法

Also Published As

Publication number Publication date
EP0197738A2 (de) 1986-10-15
KR890004982B1 (ko) 1989-12-02
KR860007756A (ko) 1986-10-17
EP0197738A3 (en) 1986-12-30
JPS61224459A (ja) 1986-10-06
EP0197738B1 (de) 1990-08-08

Similar Documents

Publication Publication Date Title
DE3686125D1 (de) Verfahren zur herstellung einer integrierten schaltung.
DE3680184D1 (de) Verfahren zur herstellung von arylpiperidincarbinol.
DE3686315D1 (de) Verfahren zur herstellung einer halbleiterstruktur.
DE3669310D1 (de) Verfahren zur herstellung von cycloolefinen.
DE3575728D1 (de) Verfahren zur herstellung kristallisierten maltitols.
DE3381128D1 (de) Verfahren zur herstellung einer isolationszone.
DE3784923T2 (de) Verfahren zur herstellung von enzympreparationen.
DE3675327D1 (de) Verfahren zur herstellung von 5-aethyliden-2-norbornen.
DE3581719D1 (de) Verfahren zur herstellung carboxyfunktionaler silikonglykole.
DE3668316D1 (de) Verfahren zur herstellung von cycloolefinen.
DE3582143D1 (de) Verfahren zur herstellung einer halbleitervorrichtung.
DE3689164D1 (de) Verfahren zur Herstellung einer elastischen Form.
DE3680190D1 (de) Verfahren zur herstellung von halbleiterlasern.
DE3686132D1 (de) Verfahren zur herstellung von selbstalignierten halbleiterstrukturen.
DE3681500D1 (de) Verfahren zur herstellung von 2-amino-6-chloropurin.
DE3675860D1 (de) Verfahren zur herstellung von pyromellitsaeuredianhydrid.
DE3684881D1 (de) Verfahren zur herstellung von cyclopolydiorganosiloxanen.
DE3673208D1 (de) Verfahren zur herstellung einer ldd-halbleiteranordnung.
DE3681307D1 (de) Verfahren zur herstellung von 2-alkyl-cyclopent-2-enonen.
DE3777484D1 (de) Verfahren zur herstellung von isobutylen.
DE3650051D1 (de) Verfahren zur Herstellung einer Roentgenlinse.
DE3578263D1 (de) Verfahren zur herstellung einer halbleiteranordnung.
DE3670075D1 (de) Verfahren zur herstellung von bis-hydroxyphenyl-n-alkanen.
DE3672979D1 (de) Verfahren zur herstellung von dichlorhydrin.
DE3681340D1 (de) Verfahren zur herstellung von mono-tertiaer-butyl-toluendiamin.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8320 Willingness to grant licences declared (paragraph 23)