DE3225401A1 - Speicherzugriffs-steuereinrichtung in kombination mit einer zentralen verarbeitungseinheit - Google Patents

Speicherzugriffs-steuereinrichtung in kombination mit einer zentralen verarbeitungseinheit

Info

Publication number
DE3225401A1
DE3225401A1 DE19823225401 DE3225401A DE3225401A1 DE 3225401 A1 DE3225401 A1 DE 3225401A1 DE 19823225401 DE19823225401 DE 19823225401 DE 3225401 A DE3225401 A DE 3225401A DE 3225401 A1 DE3225401 A1 DE 3225401A1
Authority
DE
Germany
Prior art keywords
memory
ram
central processing
data
control device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
DE19823225401
Other languages
German (de)
English (en)
Inventor
Shunsuke Tokyo Furukawa
Yoshitsugu Ichikawa Chiba Hattori
Yoshihiko Isezaki Gunma Matsumoto
Yutaka Atsugi Kanagawa Okubo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Publication of DE3225401A1 publication Critical patent/DE3225401A1/de
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/001—Arbitration of resources in a display system, e.g. control of access to frame buffer by video controller and/or main processor
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G06F13/287—Multiplexed DMA
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G06F3/153—Digital output to display device ; Cooperation and interconnection of the display device with other functional units using cathode-ray tubes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G09G5/393—Arrangements for updating the contents of the bit-mapped memory
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0247—Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Human Computer Interaction (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Bus Control (AREA)
  • Digital Computer Display Output (AREA)
  • Memory System (AREA)
DE19823225401 1981-07-07 1982-07-07 Speicherzugriffs-steuereinrichtung in kombination mit einer zentralen verarbeitungseinheit Withdrawn DE3225401A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56106127A JPS588348A (ja) 1981-07-07 1981-07-07 出力表示用メモリの制御回路

Publications (1)

Publication Number Publication Date
DE3225401A1 true DE3225401A1 (de) 1983-01-27

Family

ID=14425748

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19823225401 Withdrawn DE3225401A1 (de) 1981-07-07 1982-07-07 Speicherzugriffs-steuereinrichtung in kombination mit einer zentralen verarbeitungseinheit

Country Status (9)

Country Link
US (1) US4622547A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS588348A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
AT (1) AT389773B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
AU (1) AU8557382A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
CA (1) CA1202730A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE3225401A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
FR (1) FR2509492A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
GB (1) GB2112552B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
NL (1) NL8202740A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3811148A1 (de) * 1987-03-31 1988-10-20 Toshiba Kawasaki Kk Datenverarbeitungsgeraet mit einer speichersteuerfunktion

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6067989A (ja) * 1983-09-26 1985-04-18 株式会社日立製作所 画像表示装置
US4704697A (en) * 1985-06-17 1987-11-03 Counterpoint Computers Multiple station video memory
JPH0746308B2 (ja) * 1985-07-24 1995-05-17 株式会社日立製作所 表示制御装置およびマイクロコンピュータ・システム
GB8608776D0 (en) * 1986-04-10 1986-05-14 Sinclair Res Ltd Video memory contention mechanism
US4912658A (en) * 1986-04-18 1990-03-27 Advanced Micro Devices, Inc. Method and apparatus for addressing video RAMS and refreshing a video monitor with a variable resolution
DE3804938C2 (de) * 1987-02-18 1994-07-28 Canon Kk Bildverarbeitungseinrichtung
US5293481A (en) * 1987-02-18 1994-03-08 Canon Kabushiki Kaisha Data parallel processing apparatus
US5001652A (en) * 1987-03-20 1991-03-19 International Business Machines Corporation Memory arbitration for video subsystems
ES2036559T3 (es) * 1987-03-20 1993-06-01 International Business Machines Corporation Sistema de ordenador con subsistema de video.
US5088053A (en) * 1987-11-16 1992-02-11 Intel Corporation Memory controller as for a video signal processor
US5276804A (en) * 1988-04-27 1994-01-04 Mitsubishi Denki Kabushiki Kaisha Display control system with memory access timing based on display mode
US5151997A (en) * 1989-08-10 1992-09-29 Apple Computer, Inc. Computer with adaptable video circuitry
DE69229146T2 (de) * 1991-06-25 1999-10-28 Canon K.K., Tokio/Tokyo Verfahren und Vorrichtung zur Detektion eines Bewegungsvektors sowie Kodierungsverfahren und Vorrichtung zur Anwendung eines solchen Verfahrens und Vorrichtung
US5859649A (en) * 1995-05-15 1999-01-12 Motorola, Inc. Data processing system having display controller with bursting direct memory access
US6240031B1 (en) 2000-03-24 2001-05-29 Cypress Semiconductor Corp. Memory architecture
US6400642B1 (en) 2000-03-24 2002-06-04 Cypress Semiconductor Corp. Memory architecture
US7724898B2 (en) * 2002-10-17 2010-05-25 Telefonaktiebolaget L M Ericsson (Publ) Cryptography using finite fields of odd characteristic on binary hardware
CN102707765B (zh) * 2012-05-15 2014-12-31 江苏中科梦兰电子科技有限公司 一种使用混合时钟源的计时方法

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2922540A1 (de) * 1978-06-02 1979-12-13 Hitachi Ltd Datenverarbeitungsanlage

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5834836B2 (ja) * 1975-12-29 1983-07-29 株式会社日立製作所 デ−タヒヨウジセイギヨホウシキ
US4117469A (en) * 1976-12-20 1978-09-26 Levine Michael R Computer assisted display processor having memory sharing by the computer and the processor
US4121283A (en) * 1977-01-17 1978-10-17 Cromemco Inc. Interface device for encoding a digital image for a CRT display
US4181933A (en) * 1978-04-18 1980-01-01 Mohawk Data Sciences Corp. Memory access and sharing control system
JPS5582362A (en) * 1978-12-18 1980-06-21 Hitachi Ltd Operation processing unit
JPS5946396B2 (ja) * 1978-12-25 1984-11-12 富士通株式会社 表示制御方式
US4263648A (en) * 1978-12-26 1981-04-21 Honeywell Information Systems Inc. Split system bus cycle for direct memory access of peripherals in a cathode ray tube display system
WO1980002755A1 (en) * 1979-06-05 1980-12-11 Burroughs Corp General purpose data buffer
US4482979A (en) * 1982-02-04 1984-11-13 May George A Video computing system with automatically refreshed memory
US4511965A (en) * 1983-03-21 1985-04-16 Zenith Electronics Corporation Video ram accessing system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2922540A1 (de) * 1978-06-02 1979-12-13 Hitachi Ltd Datenverarbeitungsanlage

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3811148A1 (de) * 1987-03-31 1988-10-20 Toshiba Kawasaki Kk Datenverarbeitungsgeraet mit einer speichersteuerfunktion
US5093902A (en) * 1987-03-31 1992-03-03 Kabushiki Kaisha Toshiba Memory control apparatus for accessing an image memory in cycle stealing fashion to read and write videotex signals

Also Published As

Publication number Publication date
US4622547A (en) 1986-11-11
NL8202740A (nl) 1983-02-01
FR2509492A1 (fr) 1983-01-14
ATA263582A (de) 1989-06-15
AU8557382A (en) 1983-01-13
JPS588348A (ja) 1983-01-18
FR2509492B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1985-01-04
GB2112552B (en) 1985-09-18
AT389773B (de) 1990-01-25
CA1202730A (en) 1986-04-01
JPH0377530B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-12-10
GB2112552A (en) 1983-07-20

Similar Documents

Publication Publication Date Title
DE3225401A1 (de) Speicherzugriffs-steuereinrichtung in kombination mit einer zentralen verarbeitungseinheit
DE3586421T2 (de) Anzeigegeraet.
DE3852989T2 (de) Software-konfigurierbarer Speicher für ein Datenverarbeitungssystem mit graphischer Tätigkeit.
DE3587750T2 (de) Peripheriegerät für Bildspeicher.
DE2756890C2 (de) Schaltungungsanordnung zur Steuerung der Datenübertragung zwischen einer zentralen Verarbeitungseinheit und einer Mehrzahl peripherer Einheiten
DE10101073B4 (de) Bildaufbereitungsvorrichtung mit niedrigeren Speicherkapazitätsanforderungen und Verfahren dafür
DE3688718T2 (de) Verfahren und System zur gleichmässigen Verschiebung.
DE2703578A1 (de) Videospeicher
DE3881203T2 (de) Videowiedergabe-steuergerät.
DE68925854T2 (de) Anzeigesteuergerät zum Konvertieren mittels Hardware von CRT-Auflösung in Plasmaanzeigetafel-Auflösung
DE3508336C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE2261141C3 (de) Einrichtung zur graphischen Darstellung von in einem Computer enthaltenen Daten
DE3043100C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE3248978C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE68927245T2 (de) Bildverarbeitungssystem
DE69326494T2 (de) Halbleiterspeicheranordnung
DE68929451T2 (de) Integrierte Schaltung mit synchronen Halbleiterspeicher, Methode zum Zugriff auf diesen Speicher und System mit einem solchen Speicher
DE2510542A1 (de) Digitale bildwiedergabevorrichtung mit mehreren bildschirmen
DE2652900A1 (de) Steuerschaltung zur bildwiederholung fuer ein raster-datensichtgeraet
DE69206678T2 (de) Verfahren und Einrichtung zur Steuerung von Schriftartenspeicherzugriffsanordnungen in einem Anzeigesteuergerät
DE3786225T2 (de) Bildbehandlungsvorrichtung.
DE69802041T2 (de) Graphisches Verarbeitungsgerät und -verfahren
DE69223714T2 (de) Halbleiter-Speichereinrichtung und Verfahren zur Output-Kontrolle
DE69031361T2 (de) Taktsignalgeneratorsystem
DE3915562C1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Legal Events

Date Code Title Description
8110 Request for examination paragraph 44
8125 Change of the main classification

Ipc: G09G 1/02

8139 Disposal/non-payment of the annual fee