DE2727788C2 - Verfahren zum Herstellen eines Musters in einer Oberflächenschicht eines scheibenförmigen Körpers - Google Patents

Verfahren zum Herstellen eines Musters in einer Oberflächenschicht eines scheibenförmigen Körpers

Info

Publication number
DE2727788C2
DE2727788C2 DE2727788A DE2727788A DE2727788C2 DE 2727788 C2 DE2727788 C2 DE 2727788C2 DE 2727788 A DE2727788 A DE 2727788A DE 2727788 A DE2727788 A DE 2727788A DE 2727788 C2 DE2727788 C2 DE 2727788C2
Authority
DE
Germany
Prior art keywords
layer
etching
photoresist mask
disk
pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE2727788A
Other languages
German (de)
English (en)
Other versions
DE2727788A1 (de
Inventor
Hans-Rudolf Thalwil Neukomm
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Philips Gloeilampenfabrieken NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Gloeilampenfabrieken NV filed Critical Philips Gloeilampenfabrieken NV
Publication of DE2727788A1 publication Critical patent/DE2727788A1/de
Application granted granted Critical
Publication of DE2727788C2 publication Critical patent/DE2727788C2/de
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • H01L21/31116Etching inorganic layers by chemical means by dry-etching
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B5/00Recording by magnetisation or demagnetisation of a record carrier; Reproducing by magnetic means; Record carriers therefor
    • G11B5/127Structure or manufacture of heads, e.g. inductive
    • G11B5/31Structure or manufacture of heads, e.g. inductive using thin films
    • G11B5/3163Fabrication methods or processes specially adapted for a particular head structure, e.g. using base layers for electroplating, using functional layers for masking, using energy or particle beams for shaping the structure or modifying the properties of the basic layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31144Etching the insulating layers by chemical or physical means using masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3213Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32131Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by physical means only
    • H01L21/32132Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by physical means only of silicon-containing layers

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Drying Of Semiconductors (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
DE2727788A 1976-07-02 1977-06-21 Verfahren zum Herstellen eines Musters in einer Oberflächenschicht eines scheibenförmigen Körpers Expired DE2727788C2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NL7607298A NL7607298A (nl) 1976-07-02 1976-07-02 Werkwijze voor het vervaardigen van een inrichting en inrichting vervaardigd volgens de werkwijze.

Publications (2)

Publication Number Publication Date
DE2727788A1 DE2727788A1 (de) 1978-01-05
DE2727788C2 true DE2727788C2 (de) 1982-08-19

Family

ID=19826508

Family Applications (1)

Application Number Title Priority Date Filing Date
DE2727788A Expired DE2727788C2 (de) 1976-07-02 1977-06-21 Verfahren zum Herstellen eines Musters in einer Oberflächenschicht eines scheibenförmigen Körpers

Country Status (9)

Country Link
US (1) US4293375A (enExample)
JP (1) JPS6031100B2 (enExample)
CA (1) CA1097434A (enExample)
CH (1) CH630961A5 (enExample)
DE (1) DE2727788C2 (enExample)
FR (1) FR2356739A1 (enExample)
GB (1) GB1571034A (enExample)
IT (1) IT1081122B (enExample)
NL (1) NL7607298A (enExample)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4183780A (en) * 1978-08-21 1980-01-15 International Business Machines Corporation Photon enhanced reactive ion etching
JPS5775429A (en) * 1980-10-28 1982-05-12 Toshiba Corp Manufacture of semiconductor device
DE3173581D1 (en) * 1980-10-28 1986-03-06 Toshiba Kk Masking process for semiconductor devices using a polymer film
EP0057738B1 (de) * 1981-02-07 1986-10-15 Ibm Deutschland Gmbh Verfahren zum Herstellen und Füllen von Löchern in einer auf einem Substrat aufliegenden Schicht
JPS57170535A (en) * 1981-04-15 1982-10-20 Toshiba Corp Etching method for thin silicon film
DE3215410A1 (de) * 1982-04-24 1983-10-27 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Verfahren zum herstellen von oeffnungen mit hilfe einer maske in einer auf einer unterlage befindlichen schicht
US4461672A (en) * 1982-11-18 1984-07-24 Texas Instruments, Inc. Process for etching tapered vias in silicon dioxide
US4522681A (en) * 1984-04-23 1985-06-11 General Electric Company Method for tapered dry etching
DE3903699A1 (de) * 1988-02-08 1989-08-17 Ricoh Kk Bildsensor
US4978420A (en) * 1990-01-03 1990-12-18 Hewlett-Packard Company Single chamber via etch through a dual-layer dielectric
JPH0964366A (ja) * 1995-08-23 1997-03-07 Toshiba Corp 薄膜トランジスタ
JP2016219452A (ja) * 2015-05-14 2016-12-22 富士通株式会社 多層基板及び多層基板の製造方法
CN111725063B (zh) * 2020-06-19 2024-05-17 北京北方华创微电子装备有限公司 半导体衬底的刻蚀方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3483108A (en) * 1967-05-29 1969-12-09 Gen Electric Method of chemically etching a non-conductive material using an electrolytically controlled mask
DE2117199C3 (de) * 1971-04-08 1974-08-22 Philips Patentverwaltung Gmbh, 2000 Hamburg Verfahren zur Herstellung geätzter Muster in dünnen Schichten mit definierten Kantenprofilen
US3767490A (en) * 1971-06-29 1973-10-23 Ibm Process for etching organic coating layers
US3795557A (en) * 1972-05-12 1974-03-05 Lfe Corp Process and material for manufacturing semiconductor devices
NL7213625A (enExample) * 1972-10-07 1974-04-09
US3880684A (en) * 1973-08-03 1975-04-29 Mitsubishi Electric Corp Process for preparing semiconductor
US3839111A (en) * 1973-08-20 1974-10-01 Rca Corp Method of etching silicon oxide to produce a tapered edge thereon
IT1040004B (it) * 1974-08-21 1979-12-20 Rca Corp Metodo per la creazione del con torno marginale di una lastrina di materiale semiconduttore
JPS51117136A (en) * 1975-04-09 1976-10-15 Tokyo Shibaura Electric Co Plasma etching process
US3986912A (en) * 1975-09-04 1976-10-19 International Business Machines Corporation Process for controlling the wall inclination of a plasma etched via hole

Also Published As

Publication number Publication date
IT1081122B (it) 1985-05-16
FR2356739A1 (fr) 1978-01-27
CA1097434A (en) 1981-03-10
DE2727788A1 (de) 1978-01-05
JPS535974A (en) 1978-01-19
CH630961A5 (de) 1982-07-15
FR2356739B1 (enExample) 1982-06-18
JPS6031100B2 (ja) 1985-07-20
NL7607298A (nl) 1978-01-04
US4293375A (en) 1981-10-06
GB1571034A (en) 1980-07-09

Similar Documents

Publication Publication Date Title
DE3125054C2 (enExample)
DE2727788C2 (de) Verfahren zum Herstellen eines Musters in einer Oberflächenschicht eines scheibenförmigen Körpers
DE3420347C2 (enExample)
DE1930669C2 (de) Verfahren zur Herstellung einer integrierten Halbleiterschaltung
DE1086512B (de) Verfahren zum Herstellen eines gleichrichtenden UEberganges in einem Siliziumkoerper
DE1614999B2 (de) Verfahren zum herstellen einer maskierungsschicht aus dielektrischem material
DE3627311A1 (de) Verfahren zum aetzen von silizium
EP0094528A2 (de) Verfahren zum Herstellen von Strukturen von aus Metallsilizid und Polysilizium bestehenden Doppelschichten auf integrierte Halbleiterschaltungen enthaltenden Substraten durch reaktives Ionenätzen
DE1444496A1 (de) Epitaxialer Wachstumsprozess
EP0089382A1 (de) Plasmareaktor und seine Anwendung beim Ätzen und Beschichten von Substraten
DE2450907A1 (de) Verfahren zum herstellen von tiefen dioden
DE2740384A1 (de) Verfahren zur oberflaechenbehandlung der substrate von fluessigkristall-anzeigezellen
DE3125052C2 (enExample)
DE3125136A1 (de) Verfahren zur herstellung einer halbleiteranordnung
DE2931432A1 (de) Eindiffundieren von aluminium in einem offenen rohr
EP0218039B1 (de) Verfahren zur Übertragung feinster Fotolackstrukturen
DE2659303A1 (de) Verfahren zum herstellen von halbleiterelementen
DE2900747C2 (de) Verfahren zur Herstellung einer Halbleiteranordnung
DE2826376A1 (de) Verfahren zur herstellung einer halbleiteranordnung
DE2458079C2 (de) Verfahren zur Herstellung eines Magnetkopfes in Dünnschichttechik
DE2117199B2 (de) Verfahren zur Herstellung geätzter Muster in dünnen Schichten mit definierten Kantenprofilen
DE1614569A1 (de) Verfahren zum Herstellen einer aus Silisiumnitrid bestehenden Schutzschicht an der Oberflaeche eines Halbleiterkoerpers
DE1614135C2 (de) Verfahren zum Herstellen eines aus zwei übereinanderliegenden Siliciumdioxid-Schichten unterschiedlicher Ätzbarkeit in ein und demselben Ätzmittel bestehenden Ätzmaske hoher Genauigkeit
DE2529484C3 (de) Verfahren und Vorrichtung zum epitaktischen Abscheiden von Silicium auf einem Substrat
DE1614358C3 (de) Verfahren zum Herstellen einer Ätzmaske für die Ätzbehandlung von Halbleiterkörpern

Legal Events

Date Code Title Description
OD Request for examination
D2 Grant after examination
8328 Change in the person/name/address of the agent

Free format text: NEHMZOW-DAVID, F., PAT.-ASS., 2000 HAMBURG

8339 Ceased/non-payment of the annual fee