DE2535424A1 - Kompensierter taktgeber - Google Patents

Kompensierter taktgeber

Info

Publication number
DE2535424A1
DE2535424A1 DE19752535424 DE2535424A DE2535424A1 DE 2535424 A1 DE2535424 A1 DE 2535424A1 DE 19752535424 DE19752535424 DE 19752535424 DE 2535424 A DE2535424 A DE 2535424A DE 2535424 A1 DE2535424 A1 DE 2535424A1
Authority
DE
Germany
Prior art keywords
signal
data
frequency
oscillator
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
DE19752535424
Other languages
German (de)
English (en)
Inventor
Gary Leverne Mattson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE2535424A1 publication Critical patent/DE2535424A1/de
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/14—Digital recording or reproducing using self-clocking codes
    • G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/14—Digital recording or reproducing using self-clocking codes
    • G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • G11B20/1423—Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
DE19752535424 1974-10-15 1975-08-08 Kompensierter taktgeber Withdrawn DE2535424A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/514,982 US3950658A (en) 1974-10-15 1974-10-15 Data separator with compensation circuit

Publications (1)

Publication Number Publication Date
DE2535424A1 true DE2535424A1 (de) 1976-04-29

Family

ID=24049505

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19752535424 Withdrawn DE2535424A1 (de) 1974-10-15 1975-08-08 Kompensierter taktgeber

Country Status (5)

Country Link
US (1) US3950658A (enExample)
JP (1) JPS5151275A (enExample)
DE (1) DE2535424A1 (enExample)
FR (1) FR2288420A1 (enExample)
GB (1) GB1505515A (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4281259A (en) * 1978-11-08 1981-07-28 Sanyo Electric Co., Ltd. Digital phase comparing apparatus
JPS5850827A (ja) * 1981-09-08 1983-03-25 Fujitsu Ltd フェーズ・ロック・ループ回路
US4633488A (en) * 1984-11-13 1986-12-30 Digital Equipment Corporation Phase-locked loop for MFM data recording
US4872155A (en) * 1987-03-13 1989-10-03 Pioneer Electronic Corporation Clock generator circuit and a synchronizing signal detection method in a sampled format system and a phase comparator circuit suited for generation of the clock

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3080487A (en) * 1959-07-06 1963-03-05 Thompson Ramo Wooldridge Inc Timing signal generator
US3238462A (en) * 1963-09-18 1966-03-01 Telemetrics Inc Synchronous clock pulse generator
US3333205A (en) * 1964-10-02 1967-07-25 Ibm Timing signal generator with frequency keyed to input
US3506923A (en) * 1967-01-12 1970-04-14 Ibm Binary data detection system
US3510786A (en) * 1967-07-17 1970-05-05 Ibm Synchronizing circuit compensating for data bit shift
US3731208A (en) * 1971-05-17 1973-05-01 Storage Technology Corp Apparatus for and method of integration detection

Also Published As

Publication number Publication date
US3950658A (en) 1976-04-13
FR2288420A1 (fr) 1976-05-14
GB1505515A (en) 1978-03-30
JPS5151275A (enExample) 1976-05-06
FR2288420B1 (enExample) 1978-04-07

Similar Documents

Publication Publication Date Title
DE2929127C2 (enExample)
DE69018023T2 (de) Phasenverriegelschleife mit variabler Bandbreite.
DE3650110T2 (de) Integrierte Schaltung mit Phasenregelschleife.
DE2645638C2 (de) Phasendetektor in einer phasenstarren Schleife
DE3022746A1 (de) Digitale phasenkomparatorschaltung
DE69300291T2 (de) Frequenzregelschleife.
DE1292706B (de) Frequenzdiskriminator
DE2853927B2 (de) Fernsehempfänger mit einer Horizontal-Synchronschaltung
DE19709770A1 (de) Phasenangleichung durch eine Frequenz- und Phasendifferenz zwischen Eingangs- und VCO-Signalen mit einem Frequenzbereich, der durch einen Synchronismus zwischen den Eingangs- und den VCO-Signalen eingestellt ist
DE2648560C2 (de) Synchronisierung von Taktsignalen mit Eingangssignalen
DE2355517B2 (de) Verfahren und Einrichtung zum Feststellen des Auftretens einer erwarteten digitalen Signalfolgeart
DE2119091A1 (de) Spannungsgesteuerter Taktgenerator
EP0541878B1 (de) Delta-Sigma-Analog/Digital-Wandler
DE2535424A1 (de) Kompensierter taktgeber
DE2946000A1 (de) Integrierende analog-digitalwandlerschaltung
DE2513948A1 (de) Dekadisch einstellbarer frequenzgenerator mit einer phasengerasteten regelschleife
DE69202304T2 (de) Phasenregelschleife mit einer die Energie aufrechterhaltenden gesteuerten Ladungspumpe für schnelle Kanalumschaltung.
DE2239994C3 (de) Vorrichtung zur Regelung von Frequenz und Phase eines Oszillators
DE1931138A1 (de) Synchronisierschaltung
DE2616398B1 (de) Schaltungsanordnung zur regelung der impulsfolgefrequenz eines signals
DE2646367A1 (de) Detektor von uebergaengen eines signals
DE2945697A1 (de) Regelungsschaltung zur konstanthaltung der geschwindigkeit eines gleichstrommotors
DE2840853A1 (de) Datenimpulsempfangsanordnung
DE3219221C2 (enExample)
DE2840555A1 (de) Schaltungsanordnung zur messung der periodendauer einer impulsfolge, deren verwendung und schaltungsanordnung nach dieser verwendung

Legal Events

Date Code Title Description
8139 Disposal/non-payment of the annual fee