FR2288420A1 - Circuit de synchronisation de donnees numeriques - Google Patents

Circuit de synchronisation de donnees numeriques

Info

Publication number
FR2288420A1
FR2288420A1 FR7525825A FR7525825A FR2288420A1 FR 2288420 A1 FR2288420 A1 FR 2288420A1 FR 7525825 A FR7525825 A FR 7525825A FR 7525825 A FR7525825 A FR 7525825A FR 2288420 A1 FR2288420 A1 FR 2288420A1
Authority
FR
France
Prior art keywords
digital data
data synchronization
synchronization circuit
circuit
digital
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7525825A
Other languages
English (en)
Other versions
FR2288420B1 (fr
Inventor
Gary L Mattson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of FR2288420A1 publication Critical patent/FR2288420A1/fr
Application granted granted Critical
Publication of FR2288420B1 publication Critical patent/FR2288420B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/14—Digital recording or reproducing using self-clocking codes
    • G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/14—Digital recording or reproducing using self-clocking codes
    • G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • G11B20/1423—Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
FR7525825A 1974-10-15 1975-08-11 Circuit de synchronisation de donnees numeriques Granted FR2288420A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/514,982 US3950658A (en) 1974-10-15 1974-10-15 Data separator with compensation circuit

Publications (2)

Publication Number Publication Date
FR2288420A1 true FR2288420A1 (fr) 1976-05-14
FR2288420B1 FR2288420B1 (fr) 1978-04-07

Family

ID=24049505

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7525825A Granted FR2288420A1 (fr) 1974-10-15 1975-08-11 Circuit de synchronisation de donnees numeriques

Country Status (5)

Country Link
US (1) US3950658A (fr)
JP (1) JPS5151275A (fr)
DE (1) DE2535424A1 (fr)
FR (1) FR2288420A1 (fr)
GB (1) GB1505515A (fr)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4281259A (en) * 1978-11-08 1981-07-28 Sanyo Electric Co., Ltd. Digital phase comparing apparatus
JPS5850827A (ja) * 1981-09-08 1983-03-25 Fujitsu Ltd フェーズ・ロック・ループ回路
US4633488A (en) * 1984-11-13 1986-12-30 Digital Equipment Corporation Phase-locked loop for MFM data recording
US4872155A (en) * 1987-03-13 1989-10-03 Pioneer Electronic Corporation Clock generator circuit and a synchronizing signal detection method in a sampled format system and a phase comparator circuit suited for generation of the clock

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3080487A (en) * 1959-07-06 1963-03-05 Thompson Ramo Wooldridge Inc Timing signal generator
US3238462A (en) * 1963-09-18 1966-03-01 Telemetrics Inc Synchronous clock pulse generator
US3333205A (en) * 1964-10-02 1967-07-25 Ibm Timing signal generator with frequency keyed to input
US3506923A (en) * 1967-01-12 1970-04-14 Ibm Binary data detection system
US3510786A (en) * 1967-07-17 1970-05-05 Ibm Synchronizing circuit compensating for data bit shift
US3731208A (en) * 1971-05-17 1973-05-01 Storage Technology Corp Apparatus for and method of integration detection

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
"I.B.M. TECHNICAL DISCLOSURE BULLETIN", VOLUME 16, NO. 6, NOVEMBRE 1973. ARTICLE DE MALONE: "CURRENT SOURCES FOR A PHASE-LOCKED LOOP", PAGE 2013) *
I.B.M. TECHNICAL DISCLOSURE BULLETIN", VOLUME 16, NO. 9, FEVRIER 1974, ARTICLE DE MALONE: "ACHIEVING FAST SYNE WITH MINIMUM TRANSIENT FOR A PARTICULAR PHASE DISCRIMINATOR", PAGE 3019. *

Also Published As

Publication number Publication date
US3950658A (en) 1976-04-13
JPS5151275A (fr) 1976-05-06
FR2288420B1 (fr) 1978-04-07
GB1505515A (en) 1978-03-30
DE2535424A1 (de) 1976-04-29

Similar Documents

Publication Publication Date Title
IT1073377B (it) Circuito di recupero di temporizzazione digitale
FR2310037A1 (fr) Circuit de decodage de donnees
JPS5278333A (en) Circuit for starting digital computer
FR2286434A1 (fr) Systeme de transmission de donnees
DK149279C (da) Digital rammesynkroniseringskredslaeb
IT1067402B (it) Circuito di recupero di temporizzazione per dati digitali
FR2350646A1 (fr) Circuit de synchronisation de transfert de donnees
SE411825B (sv) Omkopplingskrets for tidsmultiplex signaloverforing
FR2281023A1 (fr) Systeme de television numerique
BE821100A (fr) Systeme de synchronisation digitale
BE821101A (fr) Systeme de synchronisation digitale
DK147028C (da) Digitalt synkroniseringsanlaeg
FR2278020B1 (fr) Dispositif annulaire de synchronisation
SE7505978L (sv) Synkroniseringsanordning for digitala kretsar
FR2316659A2 (fr) Systeme de manipulation de donnees
IT1071590B (it) Circuito di sincornizzazione digitale
FR2279276A1 (fr) Recepteur a synchronisation amelioree
DK231675A (da) Regeneratorkreds for telegrafisignaler
FR2288420A1 (fr) Circuit de synchronisation de donnees numeriques
BE835660A (fr) Separateur de signaux de synchronisation
BE878622A (fr) Circuit de synchronisation de donnees
DK279176A (da) Digital dataskifter
ZA751508B (en) Timing circuit
BE816842A (fr) Multiplexeur-demultiplexeur de donnees numeriques
IT1033187B (it) Dispositivo di sincronizzazione di orologio

Legal Events

Date Code Title Description
ST Notification of lapse