DE2159367C3 - Schaltungsanordnung zur Umsetzung einer NRZ-Eingangs-Bitfokje in eine Ausgangs-Bitfolge - Google Patents
Schaltungsanordnung zur Umsetzung einer NRZ-Eingangs-Bitfokje in eine Ausgangs-BitfolgeInfo
- Publication number
- DE2159367C3 DE2159367C3 DE19712159367 DE2159367A DE2159367C3 DE 2159367 C3 DE2159367 C3 DE 2159367C3 DE 19712159367 DE19712159367 DE 19712159367 DE 2159367 A DE2159367 A DE 2159367A DE 2159367 C3 DE2159367 C3 DE 2159367C3
- Authority
- DE
- Germany
- Prior art keywords
- bit
- input
- gate
- flip
- bit sequence
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000007704 transition Effects 0.000 claims description 17
- 230000005540 biological transmission Effects 0.000 claims description 6
- 230000000295 complement effect Effects 0.000 claims description 4
- 230000000903 blocking effect Effects 0.000 claims description 3
- 238000011144 upstream manufacturing Methods 0.000 claims 1
- 238000000034 method Methods 0.000 description 3
- 230000006835 compression Effects 0.000 description 2
- 238000007906 compression Methods 0.000 description 2
- 101100298295 Drosophila melanogaster flfl gene Proteins 0.000 description 1
- 235000008694 Humulus lupulus Nutrition 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000000763 evoking effect Effects 0.000 description 1
- 238000012856 packing Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 230000002123 temporal effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/14—Digital recording or reproducing using self-clocking codes
- G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
- G11B20/1423—Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code
- G11B20/1426—Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code conversion to or from block codes or representations thereof
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4904—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using self-synchronising codes, e.g. split-phase codes
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Dc Digital Transmission (AREA)
- Logic Circuits (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US9403270A | 1970-12-01 | 1970-12-01 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| DE2159367A1 DE2159367A1 (de) | 1972-06-15 |
| DE2159367B2 DE2159367B2 (de) | 1974-09-12 |
| DE2159367C3 true DE2159367C3 (de) | 1975-05-07 |
Family
ID=22242385
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE19712159367 Expired DE2159367C3 (de) | 1970-12-01 | 1971-11-30 | Schaltungsanordnung zur Umsetzung einer NRZ-Eingangs-Bitfokje in eine Ausgangs-Bitfolge |
Country Status (5)
| Country | Link |
|---|---|
| JP (1) | JPS5132991B1 (show.php) |
| DE (1) | DE2159367C3 (show.php) |
| FR (1) | FR2116452B1 (show.php) |
| GB (1) | GB1330962A (show.php) |
| SE (1) | SE368127B (show.php) |
-
1971
- 1971-11-25 GB GB5473471A patent/GB1330962A/en not_active Expired
- 1971-11-30 SE SE1533071A patent/SE368127B/xx unknown
- 1971-11-30 DE DE19712159367 patent/DE2159367C3/de not_active Expired
- 1971-12-01 JP JP46096358A patent/JPS5132991B1/ja active Pending
- 1971-12-01 FR FR7143049A patent/FR2116452B1/fr not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| FR2116452B1 (show.php) | 1975-02-07 |
| DE2159367B2 (de) | 1974-09-12 |
| SE368127B (show.php) | 1974-06-17 |
| DE2159367A1 (de) | 1972-06-15 |
| GB1330962A (en) | 1973-09-19 |
| FR2116452A1 (show.php) | 1972-07-13 |
| JPS5132991B1 (show.php) | 1976-09-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE2540472C3 (de) | Verfahren und Schaltungsanordnungen zur Codierung binärer Daten unter Anwendung eines abgewandelten Null-Modulationscodes | |
| DE2121115C2 (de) | Prüfeinrichtung für nichtlineare Schaltkreise | |
| DE3208240C2 (de) | Serien-Parallel-Umsetzer | |
| DE2942067C2 (show.php) | ||
| DE2460979A1 (de) | Verfahren und schaltungsanordnung zur kompensation von impulsverschiebungen bei der magnetischen signalaufzeichnung | |
| DE3780406T2 (de) | Verfahren und anordnung zur kodierung und dekodierung binaerer information. | |
| DE1281488B (de) | Digitale Phasensynchronisierungsschleife zur Auffindung der Bitsynchronisation | |
| DE3051112C2 (show.php) | ||
| DE2736967A1 (de) | Asynchrone telemetrieschaltung | |
| DE3000941C2 (de) | Anordnung zur Übertragung zusätzlicher Informationen für eine Einrichtung zur Übertragung digitaler Daten | |
| DE2055356B2 (de) | Rastersynchronisierschaltung fuer digitale kommunikationssysteme | |
| DE2728275C2 (de) | Schaltungsanordnung zum Wiedergewinnen von Datensignalen | |
| DE2719309C3 (de) | Serielle Datenempfangsvorrichtung | |
| DE2159367C3 (de) | Schaltungsanordnung zur Umsetzung einer NRZ-Eingangs-Bitfokje in eine Ausgangs-Bitfolge | |
| DE2437873A1 (de) | Vorrichtung zur erstellung eines neutralisierungssignals fuer einen echounterdruecker | |
| DE2554025A1 (de) | Null-unterdrueckung in impulsuebertragungsanlagen | |
| DE2133660A1 (de) | Codierer | |
| DE1242688B (de) | Verfahren zum quaternaeren Kodifizieren von binaeren Signalfolgen | |
| DE69323545T2 (de) | Bit serieller dekodierer | |
| DE2146108A1 (de) | Synchrone Pufferanordnung | |
| CH647112A5 (de) | Schaltungsanordnung zur gewinnung einer zu der impulsdichte einer impulsfolge proportionalen steuerspannung. | |
| DE3917432A1 (de) | Laufzeitunkritische schnittstelle fuer zeitparallele bitstroeme | |
| DE2051940A1 (de) | Selbsttätiger Baud Synchronisierer | |
| DE2429743A1 (de) | System zur kodierung einer binaerinformation mittels der nulldurchgaenge | |
| DE2125380C2 (de) | Datencodierer für die Codierung von Nachrichten und Datendecodierer zum Decodieren der Nachrichten |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C3 | Grant after two publication steps (3rd publication) | ||
| E77 | Valid patent as to the heymanns-index 1977 | ||
| EHJ | Ceased/non-payment of the annual fee |