DE19810003A1 - Verfahren zur Herstellung eines Halbleiterbauelementes mit dotierter Polysilizium-Zwischenverbindungsschicht - Google Patents
Verfahren zur Herstellung eines Halbleiterbauelementes mit dotierter Polysilizium-ZwischenverbindungsschichtInfo
- Publication number
- DE19810003A1 DE19810003A1 DE19810003A DE19810003A DE19810003A1 DE 19810003 A1 DE19810003 A1 DE 19810003A1 DE 19810003 A DE19810003 A DE 19810003A DE 19810003 A DE19810003 A DE 19810003A DE 19810003 A1 DE19810003 A1 DE 19810003A1
- Authority
- DE
- Germany
- Prior art keywords
- polysilicon layer
- layer
- doped polysilicon
- further characterized
- etched
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 229910021420 polycrystalline silicon Inorganic materials 0.000 title claims abstract description 73
- 229920005591 polysilicon Polymers 0.000 title claims abstract description 73
- 239000007789 gas Substances 0.000 title claims abstract description 30
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 title claims abstract description 20
- 239000001301 oxygen Substances 0.000 title claims abstract description 20
- 229910052760 oxygen Inorganic materials 0.000 title claims abstract description 20
- 239000004065 semiconductor Substances 0.000 title claims abstract description 20
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 title claims abstract description 16
- 229910052799 carbon Inorganic materials 0.000 title claims abstract description 16
- 238000005530 etching Methods 0.000 title claims abstract description 16
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 10
- 239000010410 layer Substances 0.000 claims abstract description 127
- 239000011229 interlayer Substances 0.000 claims abstract description 28
- 238000001020 plasma etching Methods 0.000 claims abstract description 10
- 239000000758 substrate Substances 0.000 claims abstract description 5
- 239000000203 mixture Substances 0.000 claims abstract description 4
- 238000000034 method Methods 0.000 claims description 25
- 229910052751 metal Inorganic materials 0.000 claims description 19
- 239000002184 metal Substances 0.000 claims description 19
- 229910021332 silicide Inorganic materials 0.000 claims description 18
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 18
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 claims description 4
- 239000005380 borophosphosilicate glass Substances 0.000 claims description 4
- 230000015572 biosynthetic process Effects 0.000 claims description 3
- 239000001307 helium Substances 0.000 claims description 3
- 229910052734 helium Inorganic materials 0.000 claims description 3
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 claims description 3
- 229910052698 phosphorus Inorganic materials 0.000 claims description 3
- 239000011574 phosphorus Substances 0.000 claims description 3
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 claims description 3
- 229910021342 tungsten silicide Inorganic materials 0.000 claims description 3
- -1 CF 4 Chemical compound 0.000 claims description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims 1
- 229910052814 silicon oxide Inorganic materials 0.000 claims 1
- 239000000126 substance Substances 0.000 claims 1
- XPDWGBQVDMORPB-UHFFFAOYSA-N Fluoroform Chemical compound FC(F)F XPDWGBQVDMORPB-UHFFFAOYSA-N 0.000 abstract 1
- 125000004432 carbon atom Chemical group C* 0.000 description 9
- 238000009413 insulation Methods 0.000 description 8
- 239000000543 intermediate Substances 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 238000011065 in-situ storage Methods 0.000 description 4
- 238000007796 conventional method Methods 0.000 description 3
- 238000002844 melting Methods 0.000 description 3
- 230000008018 melting Effects 0.000 description 3
- 125000004437 phosphorous atom Chemical group 0.000 description 3
- XYFCBTPGUUZFHI-UHFFFAOYSA-N Phosphine Chemical compound P XYFCBTPGUUZFHI-UHFFFAOYSA-N 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 230000018109 developmental process Effects 0.000 description 2
- 241001465754 Metazoa Species 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 125000004429 atom Chemical group 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 239000005368 silicate glass Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
- H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
- H01L21/32137—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas of silicon-containing layers
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- Plasma & Fusion (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Drying Of Semiconductors (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019970057753A KR100252042B1 (ko) | 1997-11-03 | 1997-11-03 | 도우프트 폴리실리콘막으로 구성된 배선을 갖는반도체소자의 제조방법 |
Publications (1)
Publication Number | Publication Date |
---|---|
DE19810003A1 true DE19810003A1 (de) | 1999-05-06 |
Family
ID=19524054
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE19810003A Withdrawn DE19810003A1 (de) | 1997-11-03 | 1998-03-09 | Verfahren zur Herstellung eines Halbleiterbauelementes mit dotierter Polysilizium-Zwischenverbindungsschicht |
Country Status (5)
Country | Link |
---|---|
JP (1) | JPH11145145A (ja) |
KR (1) | KR100252042B1 (ja) |
CN (1) | CN1216400A (ja) |
DE (1) | DE19810003A1 (ja) |
TW (1) | TW432627B (ja) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101552273B (zh) * | 2002-09-30 | 2011-10-26 | 张国飙 | 三维只读存储器 |
US7701058B2 (en) | 2007-01-26 | 2010-04-20 | International Business Machines Corporation | Undoped polysilicon metal silicide wiring |
-
1997
- 1997-11-03 KR KR1019970057753A patent/KR100252042B1/ko not_active IP Right Cessation
-
1998
- 1998-02-12 TW TW087101936A patent/TW432627B/zh not_active IP Right Cessation
- 1998-03-09 DE DE19810003A patent/DE19810003A1/de not_active Withdrawn
- 1998-03-09 CN CN98106080A patent/CN1216400A/zh active Pending
- 1998-06-04 JP JP10156464A patent/JPH11145145A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
JPH11145145A (ja) | 1999-05-28 |
KR100252042B1 (ko) | 2000-05-01 |
KR19990038118A (ko) | 1999-06-05 |
TW432627B (en) | 2001-05-01 |
CN1216400A (zh) | 1999-05-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69029595T2 (de) | Halbleiterbauelemente mit einem Wolframkontakt und sein Herstellungsverfahren | |
DE4314360C2 (de) | Halbleitervorrichtung mit einer Mehrzahl von Kontaktlöchern unterschiedlicher Tiefe und Verfahren zur Herstellung derselben | |
DE68923305T2 (de) | Elektrische Leitungen für elektronische Bauelemente. | |
DE68919549T2 (de) | Verfahren zum Herstellen einer Halbleiteranordnung. | |
DE102005057075B4 (de) | Halbleiterbauelement mit einer Kupferlegierung als Barrierenschicht in einer Kupfermetallisierungsschicht und Verfahren zu dessen Herstellung | |
DE4127967C2 (de) | MOS-Transistor mit Gate-Drain-Elektrodenüberlapp und Verfahren zu seiner Herstellung | |
DE102005052052B4 (de) | Ätzstoppschicht für Metallisierungsschicht mit verbesserter Haftung, Ätzselektivität und Dichtigkeit und Verfahren zur Herstellung eines dielektrischen Schichtstapels | |
DE4420365C2 (de) | Halbleiterbauelement-Isolierverfahren und integrierte Schaltungen für eine Speicheranordnung | |
DE19629886A1 (de) | Verfahren zur Herstellung eines Halbleiterbauelements | |
DE102006046374A1 (de) | Verfahren zum Reduzieren der Lackvergiftung während des Strukturierens von Siliziumnitridschichten in einem Halbleiterbauelement | |
DE3841588A1 (de) | Dynamischer vertikal-halbleiterspeicher mit wahlfreiem zugriff und verfahren zu seiner herstellung | |
DE3419080A1 (de) | Verfahren zum herstellen eines feldeffekttransistors | |
DE102006046381A1 (de) | Verfahren zur Verringerung der Lackvergiftung während der Strukturierung verspannter stickstoffenthaltender Schichten in einem Halbleiterbauelement | |
DE19626039C2 (de) | Verfahren zum Herstellen einer Metalleitung | |
DE19535629C1 (de) | Verfahren zur Herstellung einer integrierten CMOS-Schaltung | |
DE19618866B4 (de) | Verfahren zur Herstellung einer Bauelementisolation in einem Halbleiterbauelement | |
DE4437761B4 (de) | Verfahren zum Bilden eines Kontakts in einer Halbleitervorrichtung | |
DE10334406B4 (de) | Verfahren zur Ausbildung eines Kontaktes in einem Halbleiterprozeß | |
DE19810003A1 (de) | Verfahren zur Herstellung eines Halbleiterbauelementes mit dotierter Polysilizium-Zwischenverbindungsschicht | |
DE19503389C2 (de) | Verfahren zur Herstellung eines Kontaktes in einer Halbleitervorrichtung | |
DE4408564A1 (de) | Verfahren zur Herstellung einer Halbleitereinrichtung | |
EP0651433B1 (de) | Verfahren zur Herstellung eines Kontaktlochs zu einem dotierten Bereich | |
DE19834420A1 (de) | Halbleitervorrichtung mit isoliertem Gate | |
DE102005052053B4 (de) | Verfahren zur Herstellung einer Ätzstoppschicht für eine Metallisierungsschicht mit verbesserter Ätzselektivität und besserem Einschlussverhalten | |
DE19654560B4 (de) | Verfahren zur Bildung eines Kontaktloches bei einem Halbleiterbauelement |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8128 | New person/name/address of the agent |
Representative=s name: PATENTANWAELTE RUFF, WILHELM, BEIER, DAUSTER & PAR |
|
8141 | Disposal/no request for examination |