DE19702303A1 - Schaltungsanordnung zum Erzeugen eines Ausgangssignals - Google Patents

Schaltungsanordnung zum Erzeugen eines Ausgangssignals

Info

Publication number
DE19702303A1
DE19702303A1 DE19702303A DE19702303A DE19702303A1 DE 19702303 A1 DE19702303 A1 DE 19702303A1 DE 19702303 A DE19702303 A DE 19702303A DE 19702303 A DE19702303 A DE 19702303A DE 19702303 A1 DE19702303 A1 DE 19702303A1
Authority
DE
Germany
Prior art keywords
input
output
signal
threshold
comparator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
DE19702303A
Other languages
German (de)
English (en)
Inventor
Robert Dr Mores
Harald Eisele
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Philips Intellectual Property and Standards GmbH
Original Assignee
Philips Patentverwaltung GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Patentverwaltung GmbH filed Critical Philips Patentverwaltung GmbH
Priority to DE19702303A priority Critical patent/DE19702303A1/de
Priority to EP98200089A priority patent/EP0855798B1/de
Priority to DE59813036T priority patent/DE59813036D1/de
Priority to JP00940798A priority patent/JP4159129B2/ja
Priority to US09/010,895 priority patent/US6111443A/en
Publication of DE19702303A1 publication Critical patent/DE19702303A1/de
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/01—Shaping pulses
    • H03K5/08—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding
    • H03K5/082—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding with an adaptive threshold
    • H03K5/086—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding with an adaptive threshold generated by feedback
    • H03K5/088—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding with an adaptive threshold generated by feedback modified by switching, e.g. by a periodic signal or by a signal in synchronism with the transitions of the output signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/01—Shaping pulses
    • H03K5/08—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding
    • H03K5/082—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding with an adaptive threshold
    • H03K5/084—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding with an adaptive threshold modified by switching, e.g. by a periodic signal or by a signal in synchronism with the transitions of the output signal

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Manipulation Of Pulses (AREA)
DE19702303A 1997-01-23 1997-01-23 Schaltungsanordnung zum Erzeugen eines Ausgangssignals Withdrawn DE19702303A1 (de)

Priority Applications (5)

Application Number Priority Date Filing Date Title
DE19702303A DE19702303A1 (de) 1997-01-23 1997-01-23 Schaltungsanordnung zum Erzeugen eines Ausgangssignals
EP98200089A EP0855798B1 (de) 1997-01-23 1998-01-14 Schaltungsanordnung zum Erzeugen eines Ausgangssignals
DE59813036T DE59813036D1 (de) 1997-01-23 1998-01-14 Schaltungsanordnung zum Erzeugen eines Ausgangssignals
JP00940798A JP4159129B2 (ja) 1997-01-23 1998-01-21 出力信号発生用回路装置
US09/010,895 US6111443A (en) 1997-01-23 1998-01-22 Accelerated switching by selection of various threshold levels

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19702303A DE19702303A1 (de) 1997-01-23 1997-01-23 Schaltungsanordnung zum Erzeugen eines Ausgangssignals

Publications (1)

Publication Number Publication Date
DE19702303A1 true DE19702303A1 (de) 1998-07-30

Family

ID=7818144

Family Applications (2)

Application Number Title Priority Date Filing Date
DE19702303A Withdrawn DE19702303A1 (de) 1997-01-23 1997-01-23 Schaltungsanordnung zum Erzeugen eines Ausgangssignals
DE59813036T Expired - Lifetime DE59813036D1 (de) 1997-01-23 1998-01-14 Schaltungsanordnung zum Erzeugen eines Ausgangssignals

Family Applications After (1)

Application Number Title Priority Date Filing Date
DE59813036T Expired - Lifetime DE59813036D1 (de) 1997-01-23 1998-01-14 Schaltungsanordnung zum Erzeugen eines Ausgangssignals

Country Status (4)

Country Link
US (1) US6111443A (https=)
EP (1) EP0855798B1 (https=)
JP (1) JP4159129B2 (https=)
DE (2) DE19702303A1 (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102012015945A1 (de) * 2012-08-09 2014-05-15 Infineon Technologies Ag Komparatorschaltung mit einer versteckten Hysterese

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6845348B1 (en) * 2000-04-03 2005-01-18 Lsi Logic Corporation Driver waveform modeling with multiple effective capacitances
US7130340B1 (en) * 2000-10-27 2006-10-31 Sun Microsystems, Inc. Noise margin self-diagnostic receiver logic
WO2002099619A1 (fr) * 2001-05-30 2002-12-12 Thine Electronics, Inc. Circuit integre a semi-conducteur
US6828828B2 (en) * 2001-08-03 2004-12-07 Hewlett-Packard Development Company, L.P. Dynamic control of switching reference voltage
DE10156026B4 (de) * 2001-11-15 2007-02-22 Advanced Micro Devices, Inc., Sunnyvale Komparatorschaltung sowie Verfahren zum Bestimmen eines Zeitintervalls
US20090212845A1 (en) * 2008-02-26 2009-08-27 Honeywell International Inc. High Voltage Control Switch
US8436659B1 (en) * 2008-06-24 2013-05-07 Marvell International Ltd. Circuits and methods for reducing electrical stress on a transistor

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2511566A1 (fr) * 1981-08-12 1983-02-18 Thomson Csf Recepteur optique a seuils pour systeme de transmission numerique a debit variable
GB2120030B (en) * 1982-03-04 1986-11-12 Sansui Electric Co Digital signal demodulator circuit
JPS58155481A (ja) * 1982-03-10 1983-09-16 Ricoh Co Ltd 画像２値化処理方式
JPS60176324A (ja) * 1984-02-22 1985-09-10 Pioneer Electronic Corp 波形整形回路
DE3442613A1 (de) * 1984-11-22 1986-05-22 Siemens AG, 1000 Berlin und 8000 München Synchronisierstufe zur gewinnung eines synchronisiersignals mit geringem jitter aus einer biternaeren datenfolge
JPH01265718A (ja) * 1988-04-18 1989-10-23 Toshiba Corp シュミットトリガ回路
NL8902225A (nl) * 1989-09-05 1991-04-02 Philips Nv Schakeling voor het detekteren van impulsen, en videorecorder voorzien van de schakeling.
US5191462A (en) * 1990-05-11 1993-03-02 At&T Bell Laboratories Fiber optic transmission distortion compensation
DE4221113C1 (de) * 1992-06-26 1993-12-09 Sick Optik Elektronik Erwin Komparatorschaltung zur Auslösung eines Schaltvorganges beim Durchgang eines veränderlichen Meßsignals durch eine Schaltschwelle
US5373400A (en) * 1993-12-01 1994-12-13 Analog Devices, Inc. Dynamic threshold updating circuit for a maximum likelihood detector using both positive and negative comparators
US5673282A (en) * 1995-07-28 1997-09-30 Lucent Technologies Inc. Method and apparatus for monitoring performance of a laser transmitter

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102012015945A1 (de) * 2012-08-09 2014-05-15 Infineon Technologies Ag Komparatorschaltung mit einer versteckten Hysterese

Also Published As

Publication number Publication date
EP0855798B1 (de) 2005-09-07
JPH10233662A (ja) 1998-09-02
EP0855798A1 (de) 1998-07-29
JP4159129B2 (ja) 2008-10-01
DE59813036D1 (de) 2005-10-13
US6111443A (en) 2000-08-29

Similar Documents

Publication Publication Date Title
DE3708499C2 (https=)
DE1280924B (de) Bistabile Schaltung
DE2819524A1 (de) Taktgesteuerte spannungsvergleichsschaltung
DE2514462C3 (de) Schaltungsanordnung zur Umwandlung eines Spannungspegels
EP0855798B1 (de) Schaltungsanordnung zum Erzeugen eines Ausgangssignals
DE3032568C2 (de) Generator für Taktsignale mit durch Befehlssignale steuerbarer Periodenlänge
DE3633310A1 (de) Anordnung zur formung von taktsignalen
DE69121175T2 (de) Flipflop-Schaltung mit einem CMOS-Hysterese-Inverter
EP0977406B1 (de) Schaltungsanordnung zum galvanisch getrennten Übertragen von Digitalsignalen
EP0013686B1 (de) Verriegelungsschaltung
DE2422123A1 (de) Schaltverzoegerungsfreie bistabile schaltung
DE19905053C2 (de) Komparatorschaltung
DE1953478B2 (de) Dynamischer Verzögerungskreis
DE69533604T2 (de) Verriegelungsschaltung
DE19906860C2 (de) Tristate-Differenz-Ausgangsstufe
DE102005015429B3 (de) Takterzeugung für einen zeitversetzt arbeitenden Analog-Digital-Wandler
DE4004381A1 (de) Eingangspuffer
DE69303086T2 (de) Phasen- und Frequenzkomparator
EP0318080A2 (de) Schaltungsanordnung für eine Doppel-Busleitung
EP0067464B1 (de) Dynamischer Synchron-Binärzähler mit identischem Aufbau der Stufen
DE2052519B2 (de) Logische Schaltung
EP0387685A2 (de) Verfahren zur Spannungs-Frequenz-Wandlung und Einrichtung zur Durchführung des Verfahrens
DE2945984C2 (de) Schaltungsanordnung zur Signalisierung des Ausfalls periodischer Impulssignale
DE69904929T2 (de) Hochfrequenzschalter
DE2056479C3 (de) Schaltanordnung mit einer flankengesteuerten Flip-Flop-Schaltung

Legal Events

Date Code Title Description
8127 New person/name/address of the applicant

Owner name: PHILIPS CORPORATE INTELLECTUAL PROPERTY GMBH, 2233

8139 Disposal/non-payment of the annual fee